lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Sun, 2 Feb 2020 22:55:06 +0100 From: shiva.linuxworks@...il.com To: Miquel Raynal <miquel.raynal@...tlin.com>, Richard Weinberger <richard@....at>, Vignesh Raghavendra <vigneshr@...com>, Frieder Schrempf <frieder.schrempf@...tron.de>, Boris Brezillon <bbrezillon@...nel.org>, linux-mtd@...ts.infradead.org, linux-kernel@...r.kernel.org Cc: Shivamurthy Shastri <sshivamurthy@...ron.com> Subject: [PATCH v3 3/5] mtd: spinand: identfiy SPI NAND device with Continuous Read mode From: Shivamurthy Shastri <sshivamurthy@...ron.com> Add SPINAND_HAS_CR_FEAT_BIT flag to identify the SPI NAND device with the Continuous Read mode. Currently, some of the Micron SPI NAND devices enable this feature by default, and we need to identify them to disable while probing. Signed-off-by: Shivamurthy Shastri <sshivamurthy@...ron.com> --- include/linux/mtd/spinand.h | 1 + 1 file changed, 1 insertion(+) diff --git a/include/linux/mtd/spinand.h b/include/linux/mtd/spinand.h index 4ea558bd3c46..333149b2855f 100644 --- a/include/linux/mtd/spinand.h +++ b/include/linux/mtd/spinand.h @@ -270,6 +270,7 @@ struct spinand_ecc_info { }; #define SPINAND_HAS_QE_BIT BIT(0) +#define SPINAND_HAS_CR_FEAT_BIT BIT(1) /** * struct spinand_info - Structure used to describe SPI NAND chips -- 2.17.1
Powered by blists - more mailing lists