[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <20200207061406.1735079-3-gch981213@gmail.com>
Date: Fri, 7 Feb 2020 14:14:06 +0800
From: Chuanhong Guo <gch981213@...il.com>
To: linux-spi@...r.kernel.org
Cc: Mark Brown <broonie@...nel.org>, linux-kernel@...r.kernel.org,
Rob Herring <robh+dt@...nel.org>,
Mark Rutland <mark.rutland@....com>,
devicetree@...r.kernel.org, Chuanhong Guo <gch981213@...il.com>
Subject: [PATCH v3 2/2] dt-binding: spi: add bindings for spi-ar934x
Add binding documentation for SPI controller in Qualcomm Atheros
AR934x/QCA95xx SoCs.
Signed-off-by: Chuanhong Guo <gch981213@...il.com>
---
Change since v2:
replace clock binding in example with a bogus spi_clock to fix dt
binding check error.
Change since v1: none
.../bindings/spi/qca,ar934x-spi.yaml | 40 +++++++++++++++++++
1 file changed, 40 insertions(+)
create mode 100644 Documentation/devicetree/bindings/spi/qca,ar934x-spi.yaml
diff --git a/Documentation/devicetree/bindings/spi/qca,ar934x-spi.yaml b/Documentation/devicetree/bindings/spi/qca,ar934x-spi.yaml
new file mode 100644
index 000000000000..d90c81d4127d
--- /dev/null
+++ b/Documentation/devicetree/bindings/spi/qca,ar934x-spi.yaml
@@ -0,0 +1,40 @@
+# SPDX-License-Identifier: GPL-2.0
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/spi/qca,ar934x-spi.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Qualcomm Atheros AR934x/QCA95xx SoC SPI controller
+
+maintainers:
+ - Chuanhong Guo <gch981213@...il.com>
+
+allOf:
+ - $ref: spi-controller.yaml#
+
+properties:
+ compatible:
+ const: qca,ar934x-spi
+
+ reg:
+ maxItems: 1
+
+ clocks:
+ maxItems: 1
+
+required:
+ - compatible
+ - reg
+ - clocks
+ - '#address-cells'
+ - '#size-cells'
+
+examples:
+ - |
+ spi: spi@...00000 {
+ compatible = "qca,ar934x-spi";
+ reg = <0x1f000000 0x1c>;
+ clocks = <&spi_clock>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+ };
--
2.24.1
Powered by blists - more mailing lists