lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 17 Feb 2020 12:09:43 +0800 From: Shawn Guo <shawnguo@...nel.org> To: Martin Kepplinger <martin.kepplinger@...i.sm> Cc: robh@...nel.org, mark.rutland@....com, s.hauer@...gutronix.de, kernel@...gutronix.de, festevam@...il.com, linux-imx@....com, Anson.Huang@....com, devicetree@...r.kernel.org, kernel@...i.sm, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, "Angus Ainslie (Purism)" <angus@...ea.ca> Subject: Re: [PATCH v1 10/12] arm64: dts: librem5-devkit: configure VSELECT On Wed, Feb 05, 2020 at 03:30:01PM +0100, Martin Kepplinger wrote: > From: "Angus Ainslie (Purism)" <angus@...ea.ca> > > use vselect to set the io voltage to 1.8V > > Signed-off-by: Angus Ainslie (Purism) <angus@...ea.ca> > --- > arch/arm64/boot/dts/freescale/imx8mq-librem5-devkit.dts | 3 +++ > 1 file changed, 3 insertions(+) > > diff --git a/arch/arm64/boot/dts/freescale/imx8mq-librem5-devkit.dts b/arch/arm64/boot/dts/freescale/imx8mq-librem5-devkit.dts > index fbc7062c4633..8f920c554ebd 100644 > --- a/arch/arm64/boot/dts/freescale/imx8mq-librem5-devkit.dts > +++ b/arch/arm64/boot/dts/freescale/imx8mq-librem5-devkit.dts > @@ -789,6 +789,7 @@ > MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1 0xc3 > MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2 0xc3 > MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3 0xc3 > + MX8MQ_IOMUXC_GPIO1_IO04_GPIO1_IO4 0xc1 How is the pin working without a pinctrl handle pointing it? Shawn > >; > }; > > @@ -800,6 +801,7 @@ > MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1 0xcd > MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2 0xcd > MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3 0xcd > + MX8MQ_IOMUXC_GPIO1_IO04_GPIO1_IO4 0xc1 > >; > }; > > @@ -811,6 +813,7 @@ > MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1 0xcf > MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2 0xcf > MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3 0xcf > + MX8MQ_IOMUXC_GPIO1_IO04_GPIO1_IO4 0xc1 > >; > }; > > -- > 2.20.1 >
Powered by blists - more mailing lists