linux-kernel - Re: [PATCH] docs: arm: tcm: Fix a few typos

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <20200219024253.3ce1d2b2@lwn.net>
Date:   Wed, 19 Feb 2020 02:42:53 -0700
From:   Jonathan Corbet <corbet@....net>
To:     Jonathan Neuschäfer <j.neuschaefer@....net>
Cc:     linux-doc@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
        Linus Walleij <linus.walleij@...aro.org>,
        Mauro Carvalho Chehab <mchehab+samsung@...nel.org>,
        linux-kernel@...r.kernel.org
Subject: Re: [PATCH] docs: arm: tcm: Fix a few typos

On Tue, 18 Feb 2020 17:38:25 +0100
Jonathan Neuschäfer <j.neuschaefer@....net> wrote:

> Signed-off-by: Jonathan Neuschäfer <j.neuschaefer@....net>
> ---
>  Documentation/arm/tcm.rst | 6 +++---
>  1 file changed, 3 insertions(+), 3 deletions(-)
> 
> diff --git a/Documentation/arm/tcm.rst b/Documentation/arm/tcm.rst
> index effd9c7bc968..b256f9783883 100644
> --- a/Documentation/arm/tcm.rst
> +++ b/Documentation/arm/tcm.rst
> @@ -4,18 +4,18 @@ ARM TCM (Tightly-Coupled Memory) handling in Linux
> 
>  Written by Linus Walleij <linus.walleij@...ricsson.com>
> 
> -Some ARM SoC:s have a so-called TCM (Tightly-Coupled Memory).
> +Some ARM SoCs have a so-called TCM (Tightly-Coupled Memory).
>  This is usually just a few (4-64) KiB of RAM inside the ARM
>  processor.
> 
> -Due to being embedded inside the CPU The TCM has a
> +Due to being embedded inside the CPU, the TCM has a
>  Harvard-architecture, so there is an ITCM (instruction TCM)
>  and a DTCM (data TCM). The DTCM can not contain any
>  instructions, but the ITCM can actually contain data.
>  The size of DTCM or ITCM is minimum 4KiB so the typical
>  minimum configuration is 4KiB ITCM and 4KiB DTCM.
> 
> -ARM CPU:s have special registers to read out status, physical
> +ARM CPUs have special registers to read out status, physical
>  location and size of TCM memories. arch/arm/include/asm/cputype.h
>  defines a CPUID_TCM register that you can read out from the
>  system control coprocessor. Documentation from ARM can be found

Applied, thanks.

jon