[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <24e7fe14-f4a2-503a-b1a2-777b813917b8@st.com>
Date: Wed, 19 Feb 2020 12:30:43 +0100
From: Alexandre Torgue <alexandre.torgue@...com>
To: Marc Zyngier <maz@...nel.org>
CC: Marek Vasut <marex@...x.de>, Thomas Gleixner <tglx@...utronix.de>,
Jason Cooper <jason@...edaemon.net>,
Marc Zyngier <marc.zyngier@....com>,
Linus Walleij <linus.walleij@...aro.org>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>, <linux-gpio@...r.kernel.org>,
<linux-kernel-owner@...r.kernel.org>
Subject: Re: [PATCH 2/2] pinctrl: stm32: Add level interrupt support to gpio
irq chip
On 2/19/20 12:19 PM, Marc Zyngier wrote:
> On 2020-02-11 10:08, Alexandre Torgue wrote:
>
> [...]
>
>> Yes. It'll be fixed in v2.
>
> And when you do that, please use my official email address (my @arm.com
> address goes to my ex manager, and I don't think he cares much about this).
Ok I update my script.
Alex
>
> M.
Powered by blists - more mailing lists