lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 20 Feb 2020 11:17:47 +0800 From: Zenghui Yu <yuzenghui@...wei.com> To: Marc Zyngier <maz@...nel.org>, <linux-arm-kernel@...ts.infradead.org>, <kvmarm@...ts.cs.columbia.edu>, <kvm@...r.kernel.org>, <linux-kernel@...r.kernel.org> CC: Lorenzo Pieralisi <lorenzo.pieralisi@....com>, Jason Cooper <jason@...edaemon.net>, Robert Richter <rrichter@...vell.com>, "Thomas Gleixner" <tglx@...utronix.de>, Eric Auger <eric.auger@...hat.com>, "James Morse" <james.morse@....com>, Julien Thierry <julien.thierry.kdev@...il.com>, Suzuki K Poulose <suzuki.poulose@....com> Subject: Re: [PATCH v4 04/20] irqchip/gic-v4.1: Map the ITS SGIR register page On 2020/2/14 22:57, Marc Zyngier wrote: > One of the new features of GICv4.1 is to allow virtual SGIs to be > directly signaled to a VPE. For that, the ITS has grown a new > 64kB page containing only a single register that is used to > signal a SGI to a given VPE. > > Add a second mapping covering this new 64kB range, and take this > opportunity to limit the original mapping to 64kB, which is enough > to cover the span of the ITS registers. Yes, no need to do ioremap for the translation register. > > Signed-off-by: Marc Zyngier<maz@...nel.org> Reviewed-by: Zenghui Yu <yuzenghui@...wei.com>
Powered by blists - more mailing lists