| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <202002261339.53539BA19@keescook>
Date: Wed, 26 Feb 2020 13:39:49 -0800
From: Kees Cook <keescook@...omium.org>
To: Mark Brown <broonie@...nel.org>
Cc: Catalin Marinas <catalin.marinas@....com>,
Will Deacon <will@...nel.org>,
Alexander Viro <viro@...iv.linux.org.uk>,
Paul Elliott <paul.elliott@....com>,
Peter Zijlstra <peterz@...radead.org>,
Yu-cheng Yu <yu-cheng.yu@...el.com>,
Amit Kachhap <amit.kachhap@....com>,
Vincenzo Frascino <vincenzo.frascino@....com>,
Marc Zyngier <maz@...nel.org>,
Eugene Syromiatnikov <esyr@...hat.com>,
Szabolcs Nagy <szabolcs.nagy@....com>,
"H . J . Lu " <hjl.tools@...il.com>,
Andrew Jones <drjones@...hat.com>,
Arnd Bergmann <arnd@...db.de>, Jann Horn <jannh@...gle.com>,
Richard Henderson <richard.henderson@...aro.org>,
Kristina Martšenko <kristina.martsenko@....com>,
Thomas Gleixner <tglx@...utronix.de>,
Florian Weimer <fweimer@...hat.com>,
Sudakshina Das <sudi.das@....com>,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-arch@...r.kernel.org, linux-fsdevel@...r.kernel.org,
Dave Martin <Dave.Martin@....com>
Subject: Re: [PATCH v7 08/11] arm64: traps: Shuffle code to eliminate forward
declarations
On Wed, Feb 26, 2020 at 03:57:11PM +0000, Mark Brown wrote:
> From: Dave Martin <Dave.Martin@....com>
>
> Hoist the IT state handling code earlier in traps.c, to avoid
> accumulating forward declarations.
>
> No functional change.
>
> Signed-off-by: Dave Martin <Dave.Martin@....com>
Reviewed-by: Kees Cook <keescook@...omium.org>
-Kees
> Signed-off-by: Mark Brown <broonie@...nel.org>
> ---
> arch/arm64/kernel/traps.c | 103 ++++++++++++++++++--------------------
> 1 file changed, 50 insertions(+), 53 deletions(-)
>
> diff --git a/arch/arm64/kernel/traps.c b/arch/arm64/kernel/traps.c
> index bc9f4292bfc3..3c07a7074145 100644
> --- a/arch/arm64/kernel/traps.c
> +++ b/arch/arm64/kernel/traps.c
> @@ -272,7 +272,55 @@ void arm64_notify_die(const char *str, struct pt_regs *regs,
> }
> }
>
> -static void advance_itstate(struct pt_regs *regs);
> +#ifdef CONFIG_COMPAT
> +#define PSTATE_IT_1_0_SHIFT 25
> +#define PSTATE_IT_1_0_MASK (0x3 << PSTATE_IT_1_0_SHIFT)
> +#define PSTATE_IT_7_2_SHIFT 10
> +#define PSTATE_IT_7_2_MASK (0x3f << PSTATE_IT_7_2_SHIFT)
> +
> +static u32 compat_get_it_state(struct pt_regs *regs)
> +{
> + u32 it, pstate = regs->pstate;
> +
> + it = (pstate & PSTATE_IT_1_0_MASK) >> PSTATE_IT_1_0_SHIFT;
> + it |= ((pstate & PSTATE_IT_7_2_MASK) >> PSTATE_IT_7_2_SHIFT) << 2;
> +
> + return it;
> +}
> +
> +static void compat_set_it_state(struct pt_regs *regs, u32 it)
> +{
> + u32 pstate_it;
> +
> + pstate_it = (it << PSTATE_IT_1_0_SHIFT) & PSTATE_IT_1_0_MASK;
> + pstate_it |= ((it >> 2) << PSTATE_IT_7_2_SHIFT) & PSTATE_IT_7_2_MASK;
> +
> + regs->pstate &= ~PSR_AA32_IT_MASK;
> + regs->pstate |= pstate_it;
> +}
> +
> +static void advance_itstate(struct pt_regs *regs)
> +{
> + u32 it;
> +
> + /* ARM mode */
> + if (!(regs->pstate & PSR_AA32_T_BIT) ||
> + !(regs->pstate & PSR_AA32_IT_MASK))
> + return;
> +
> + it = compat_get_it_state(regs);
> +
> + /*
> + * If this is the last instruction of the block, wipe the IT
> + * state. Otherwise advance it.
> + */
> + if (!(it & 7))
> + it = 0;
> + else
> + it = (it & 0xe0) | ((it << 1) & 0x1f);
> +
> + compat_set_it_state(regs, it);
> +}
>
> void arm64_skip_faulting_instruction(struct pt_regs *regs, unsigned long size)
> {
> @@ -285,7 +333,7 @@ void arm64_skip_faulting_instruction(struct pt_regs *regs, unsigned long size)
> if (user_mode(regs))
> user_fastforward_single_step(current);
>
> - if (regs->pstate & PSR_MODE32_BIT)
> + if (compat_user_mode(regs))
> advance_itstate(regs);
> }
>
> @@ -578,34 +626,6 @@ static const struct sys64_hook sys64_hooks[] = {
> {},
> };
>
> -
> -#ifdef CONFIG_COMPAT
> -#define PSTATE_IT_1_0_SHIFT 25
> -#define PSTATE_IT_1_0_MASK (0x3 << PSTATE_IT_1_0_SHIFT)
> -#define PSTATE_IT_7_2_SHIFT 10
> -#define PSTATE_IT_7_2_MASK (0x3f << PSTATE_IT_7_2_SHIFT)
> -
> -static u32 compat_get_it_state(struct pt_regs *regs)
> -{
> - u32 it, pstate = regs->pstate;
> -
> - it = (pstate & PSTATE_IT_1_0_MASK) >> PSTATE_IT_1_0_SHIFT;
> - it |= ((pstate & PSTATE_IT_7_2_MASK) >> PSTATE_IT_7_2_SHIFT) << 2;
> -
> - return it;
> -}
> -
> -static void compat_set_it_state(struct pt_regs *regs, u32 it)
> -{
> - u32 pstate_it;
> -
> - pstate_it = (it << PSTATE_IT_1_0_SHIFT) & PSTATE_IT_1_0_MASK;
> - pstate_it |= ((it >> 2) << PSTATE_IT_7_2_SHIFT) & PSTATE_IT_7_2_MASK;
> -
> - regs->pstate &= ~PSR_AA32_IT_MASK;
> - regs->pstate |= pstate_it;
> -}
> -
> static bool cp15_cond_valid(unsigned int esr, struct pt_regs *regs)
> {
> int cond;
> @@ -626,29 +646,6 @@ static bool cp15_cond_valid(unsigned int esr, struct pt_regs *regs)
> return aarch32_opcode_cond_checks[cond](regs->pstate);
> }
>
> -static void advance_itstate(struct pt_regs *regs)
> -{
> - u32 it;
> -
> - /* ARM mode */
> - if (!(regs->pstate & PSR_AA32_T_BIT) ||
> - !(regs->pstate & PSR_AA32_IT_MASK))
> - return;
> -
> - it = compat_get_it_state(regs);
> -
> - /*
> - * If this is the last instruction of the block, wipe the IT
> - * state. Otherwise advance it.
> - */
> - if (!(it & 7))
> - it = 0;
> - else
> - it = (it & 0xe0) | ((it << 1) & 0x1f);
> -
> - compat_set_it_state(regs, it);
> -}
> -
> static void compat_cntfrq_read_handler(unsigned int esr, struct pt_regs *regs)
> {
> int reg = (esr & ESR_ELx_CP15_32_ISS_RT_MASK) >> ESR_ELx_CP15_32_ISS_RT_SHIFT;
> --
> 2.20.1
>
--
Kees Cook
Powered by blists - more mailing lists