| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <CAK7LNARGNmg8VtwZgxets5NYLnNrzp1eryEOEFGyCxDvKiVisQ@mail.gmail.com>
Date: Sat, 29 Feb 2020 15:07:27 +0900
From: Masahiro Yamada <yamada.masahiro@...ionext.com>
To: linux-arm-kernel <linux-arm-kernel@...ts.infradead.org>
Cc: Mark Rutland <mark.rutland@....com>,
DTML <devicetree@...r.kernel.org>,
Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
Rob Herring <robh+dt@...nel.org>,
Frank Rowand <frowand.list@...il.com>
Subject: Re: [PATCH] ARM: dts: uniphier: rename cache controller nodes to
follow json-schema
On Thu, Feb 27, 2020 at 9:38 PM Masahiro Yamada
<yamada.masahiro@...ionext.com> wrote:
>
> Follow the standard nodename pattern
> "^(cache-controller|cpu)(@[0-9a-f,]+)*$" defined in
> schemas/cache-controller.yaml of dt-schema.
>
> Otherwise, after the dt-binding is converted to json-schema,
> 'make ARCH=arm dtbs_check' will show a warning like this:
>
> l2-cache@...c0000: $nodename:0: 'l2-cache@...c0000' does not match '^(cache-controller|cpu)(@[0-9a-f,]+)*$'
>
> Signed-off-by: Masahiro Yamada <yamada.masahiro@...ionext.com>
> ---
Applied to linux-uniphier.
>
> arch/arm/boot/dts/uniphier-ld4.dtsi | 2 +-
> arch/arm/boot/dts/uniphier-pro4.dtsi | 2 +-
> arch/arm/boot/dts/uniphier-pro5.dtsi | 4 ++--
> arch/arm/boot/dts/uniphier-pxs2.dtsi | 2 +-
> arch/arm/boot/dts/uniphier-sld8.dtsi | 2 +-
> 5 files changed, 6 insertions(+), 6 deletions(-)
>
> diff --git a/arch/arm/boot/dts/uniphier-ld4.dtsi b/arch/arm/boot/dts/uniphier-ld4.dtsi
> index 197bee7d8b7f..06e7400d2940 100644
> --- a/arch/arm/boot/dts/uniphier-ld4.dtsi
> +++ b/arch/arm/boot/dts/uniphier-ld4.dtsi
> @@ -51,7 +51,7 @@
> ranges;
> interrupt-parent = <&intc>;
>
> - l2: l2-cache@...c0000 {
> + l2: cache-controller@...c0000 {
> compatible = "socionext,uniphier-system-cache";
> reg = <0x500c0000 0x2000>, <0x503c0100 0x4>,
> <0x506c0000 0x400>;
> diff --git a/arch/arm/boot/dts/uniphier-pro4.dtsi b/arch/arm/boot/dts/uniphier-pro4.dtsi
> index b02bc8a6346b..1c866f0306fc 100644
> --- a/arch/arm/boot/dts/uniphier-pro4.dtsi
> +++ b/arch/arm/boot/dts/uniphier-pro4.dtsi
> @@ -59,7 +59,7 @@
> ranges;
> interrupt-parent = <&intc>;
>
> - l2: l2-cache@...c0000 {
> + l2: cache-controller@...c0000 {
> compatible = "socionext,uniphier-system-cache";
> reg = <0x500c0000 0x2000>, <0x503c0100 0x4>,
> <0x506c0000 0x400>;
> diff --git a/arch/arm/boot/dts/uniphier-pro5.dtsi b/arch/arm/boot/dts/uniphier-pro5.dtsi
> index f84a43a10f38..da772429b55a 100644
> --- a/arch/arm/boot/dts/uniphier-pro5.dtsi
> +++ b/arch/arm/boot/dts/uniphier-pro5.dtsi
> @@ -131,7 +131,7 @@
> ranges;
> interrupt-parent = <&intc>;
>
> - l2: l2-cache@...c0000 {
> + l2: cache-controller@...c0000 {
> compatible = "socionext,uniphier-system-cache";
> reg = <0x500c0000 0x2000>, <0x503c0100 0x8>,
> <0x506c0000 0x400>;
> @@ -144,7 +144,7 @@
> next-level-cache = <&l3>;
> };
>
> - l3: l3-cache@...c8000 {
> + l3: cache-controller@...c8000 {
> compatible = "socionext,uniphier-system-cache";
> reg = <0x500c8000 0x2000>, <0x503c8100 0x8>,
> <0x506c8000 0x400>;
> diff --git a/arch/arm/boot/dts/uniphier-pxs2.dtsi b/arch/arm/boot/dts/uniphier-pxs2.dtsi
> index 989b2a241822..7044f8700cb2 100644
> --- a/arch/arm/boot/dts/uniphier-pxs2.dtsi
> +++ b/arch/arm/boot/dts/uniphier-pxs2.dtsi
> @@ -157,7 +157,7 @@
> ranges;
> interrupt-parent = <&intc>;
>
> - l2: l2-cache@...c0000 {
> + l2: cache-controller@...c0000 {
> compatible = "socionext,uniphier-system-cache";
> reg = <0x500c0000 0x2000>, <0x503c0100 0x8>,
> <0x506c0000 0x400>;
> diff --git a/arch/arm/boot/dts/uniphier-sld8.dtsi b/arch/arm/boot/dts/uniphier-sld8.dtsi
> index fbfd25050a04..09992163e1f4 100644
> --- a/arch/arm/boot/dts/uniphier-sld8.dtsi
> +++ b/arch/arm/boot/dts/uniphier-sld8.dtsi
> @@ -51,7 +51,7 @@
> ranges;
> interrupt-parent = <&intc>;
>
> - l2: l2-cache@...c0000 {
> + l2: cache-controller@...c0000 {
> compatible = "socionext,uniphier-system-cache";
> reg = <0x500c0000 0x2000>, <0x503c0100 0x4>,
> <0x506c0000 0x400>;
> --
> 2.17.1
>
>
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@...ts.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
--
Best Regards
Masahiro Yamada
Powered by blists - more mailing lists