lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Date:   Mon, 2 Mar 2020 22:44:28 +0000
From:   Luis Tanica <luis.f.tanica@...gate.com>
To:     "john.garry@...wei.com" <john.garry@...wei.com>
CC:     "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: LPC Bus Driver

Hi John,

We have this board with our own SoC, which is connected to an external CPLD (FPGA) via LPC (low pin count) bus.
I've been doing some research to see what the best way of designing the drivers for it would be, and came across the Hisilicon LPC driver stuff (which I believe you're the maintainer for).

Just a little background. Let's say our host (ARM) has a custom LPC controller. The LPC controller let's us perform reads/writes of CPLD registers via LPC bus. This CPLD is the only slave device attached to that bus and we only use it for reading/writing certain
 registers (e.g., we use it to access some system information and for resetting the ARM during reboot).

I was looking at the regmap framework and that seemed a good way to go. But then I saw the logic_pio stuff as well and now I'm not sure what the best approach would be anymore

Would kindly ask for some advice here.

Kind regards,
Luis Tanica

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ