[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <1583288285-2804-1-git-send-email-TonyWWang-oc@zhaoxin.com>
Date: Wed, 4 Mar 2020 10:18:05 +0800
From: Tony W Wang-oc <TonyWWang-oc@...oxin.com>
To: <tglx@...utronix.de>, <mingo@...hat.com>, <bp@...en8.de>,
<hpa@...or.com>, <x86@...nel.org>, <linux-kernel@...r.kernel.org>
CC: <DavidWang@...oxin.com>, <CooperYan@...oxin.com>,
<QiyuanWang@...oxin.com>, <HerryYang@...oxin.com>
Subject: [PATCH] x86/Kconfig: Make X86_UMIP to cover Zhaoxin CPUs too
New Zhaoxin family 7 CPUs support the UMIP (User-Mode Instruction
Prevention) feature. So, modify X86_UMIP depends on Zhaoxin CPUs too.
Signed-off-by: Tony W Wang-oc <TonyWWang-oc@...oxin.com>
---
arch/x86/Kconfig | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/x86/Kconfig b/arch/x86/Kconfig
index 16a4b39..ca4beb8 100644
--- a/arch/x86/Kconfig
+++ b/arch/x86/Kconfig
@@ -1877,7 +1877,7 @@ config X86_SMAP
config X86_UMIP
def_bool y
- depends on CPU_SUP_INTEL || CPU_SUP_AMD
+ depends on CPU_SUP_INTEL || CPU_SUP_AMD || CPU_SUP_CENTAUR || CPU_SUP_ZHAOXIN
prompt "User Mode Instruction Prevention" if EXPERT
---help---
User Mode Instruction Prevention (UMIP) is a security feature in
--
2.7.4
Powered by blists - more mailing lists