[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20200316115433.9017-1-maz@kernel.org>
Date: Mon, 16 Mar 2020 11:54:31 +0000
From: Marc Zyngier <maz@...nel.org>
To: linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org
Cc: John Garry <john.garry@...wei.com>,
chenxiang <chenxiang66@...ilicon.com>,
Zhou Wang <wangzhou1@...ilicon.com>,
Ming Lei <ming.lei@...hat.com>,
Jason Cooper <jason@...edaemon.net>,
Thomas Gleixner <tglx@...utronix.de>
Subject: [PATCH v3 0/2] irqchip/gic-v3-its: Balance LPI affinity across CPUs
When mapping a LPI, the ITS driver picks the first possible
affinity, which is in most cases CPU0, assuming that if
that's not suitable, someone will come and set the affinity
to something more interesting.
It apparently isn't the case, and people complain of poor
performance when many interrupts are glued to the same CPU.
So let's place the interrupts by finding the "least loaded"
CPU (that is, the one that has the fewer LPIs mapped to it).
So called 'managed' interrupts are an interesting case where
the affinity is actually dictated by the kernel itself, and
we should honor this.
* From v2:
- Split accounting from CPU selection
- Track managed and unmanaged interrupts separately
Marc Zyngier (2):
irqchip/gic-v3-its: Track LPI distribution on a per CPU basis
irqchip/gic-v3-its: Balance initial LPI affinity across CPUs
drivers/irqchip/irq-gic-v3-its.c | 153 +++++++++++++++++++++++++------
1 file changed, 127 insertions(+), 26 deletions(-)
--
2.20.1
Powered by blists - more mailing lists