[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <b2deb965-7274-8b6f-08b7-1a93e4a2e4df@amd.com>
Date: Mon, 16 Mar 2020 18:59:22 -0500
From: Kim Phillips <kim.phillips@....com>
To: Vijay Thakkar <vijaythakkar@...com>,
Arnaldo Carvalho de Melo <acme@...nel.org>
Cc: Peter Zijlstra <peterz@...radead.org>,
Ingo Molnar <mingo@...hat.com>,
Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
Jiri Olsa <jolsa@...hat.com>,
Namhyung Kim <namhyung@...nel.org>,
Martin Liška <mliska@...e.cz>,
Jon Grimm <jon.grimm@....com>, linux-kernel@...r.kernel.org,
linux-perf-users@...r.kernel.org
Subject: Re: [PATCH v5 1/3] perf vendor events amd: restrict model detection
for zen1 based processors
On 3/16/20 5:52 PM, Vijay Thakkar wrote:
> This patch changes the previous blanket detection of AMD Family 17h
> processors to be more specific to Zen1 core based products only by
> replacing model detection regex pattern [[:xdigit:]]+ with
> ([12][0-9A-F]|[0-9A-F]), restricting to models 0 though 2f only.
>
> This change is required to allow for the addition of separate PMU events
> for Zen2 core based models in the following patches as those belong to family
> 17h but have different PMCs. Current PMU events directory has also been
> renamed to "amdzen1" from "amdfam17h" to reflect this specificity.
>
> Note that although this change does not break PMU counters for existing
> zen1 based systems, it does disable the current set of counters for zen2
> based systems. Counters for zen2 have been added in the following
> patches in this patchset.
>
> Signed-off-by: Vijay Thakkar <vijaythakkar@...com>
For the series:
Acked-by: Kim Phillips <kim.phillips@....com>
Thanks,
Kim
Powered by blists - more mailing lists