[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <16e4639a-eeb9-da39-9a17-3d30e16b180e@c-s.fr>
Date: Tue, 17 Mar 2020 06:56:14 +0100
From: Christophe Leroy <christophe.leroy@....fr>
To: Segher Boessenkool <segher@...nel.crashing.org>
Cc: Ravi Bangoria <ravi.bangoria@...ux.ibm.com>, mpe@...erman.id.au,
mikey@...ling.org, apopple@...ux.ibm.com, peterz@...radead.org,
fweisbec@...il.com, oleg@...hat.com, npiggin@...il.com,
linux-kernel@...r.kernel.org, paulus@...ba.org, jolsa@...nel.org,
naveen.n.rao@...ux.vnet.ibm.com, linuxppc-dev@...ts.ozlabs.org,
mingo@...nel.org
Subject: Re: [PATCH 00/15] powerpc/watchpoint: Preparation for more than one
watchpoint
Le 16/03/2020 à 19:43, Segher Boessenkool a écrit :
> On Mon, Mar 16, 2020 at 04:05:01PM +0100, Christophe Leroy wrote:
>> Some book3s (e300 family for instance, I think G2 as well) already have
>> a DABR2 in addition to DABR.
>
> The original "G2" (meaning 603 and 604) do not have DABR2. The newer
> "G2" (meaning e300) does have it. e500 and e600 do not have it either.
>
> Hope I got that right ;-)
>
>
G2 core reference manual says:
Features specific to the G2 core not present on the original MPC603e
(PID6-603e) processors follow:
...
Enhanced debug features
— Addition of three breakpoint registers—IABR2, DABR, and DABR2
— Two new breakpoint control registers—DBCR and IBCR
e500 has DAC1 and DAC2 instead for breakpoints iaw e500 core reference
manual.
Christophe
Powered by blists - more mailing lists