[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <3601cd4f-7b01-5ec8-0f23-bc19484a7b74@huawei.com>
Date: Wed, 18 Mar 2020 14:25:04 +0000
From: John Garry <john.garry@...wei.com>
To: Marc Zyngier <maz@...nel.org>
CC: <linux-kernel@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>,
chenxiang <chenxiang66@...ilicon.com>,
Zhou Wang <wangzhou1@...ilicon.com>,
Ming Lei <ming.lei@...hat.com>,
Jason Cooper <jason@...edaemon.net>,
"Thomas Gleixner" <tglx@...utronix.de>, <luojiaxing@...wei.com>
Subject: Re: [PATCH v3 2/2] irqchip/gic-v3-its: Balance initial LPI affinity
across CPUs
On 18/03/2020 14:16, Marc Zyngier wrote:
>>
>> On my D06CS board (128 core), there seems to be something wrong, as
>> the q0 affinity mask looks incorrect:
>>
>> PCI name is 81:00.0: nvme0n1
>>
>>
>> irq 322, cpu list 69, effective list 69
>>
>>
...
>
> Sorry, can you explain in more detail what you find wrong in this log?
> Is it that interrupt 322 has a single CPU affinity instead of a list?
>
>> And something stranger for my colleague Luo Jiaxing, specifically the
Hi Marc,
Sorry, ignore this. I just realized after that the NVMe PCI driver
reserved queue0 vector as without affinity spreading, i.e. non-managed.
Cheers,
John
Powered by blists - more mailing lists