[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <1584604449-13461-1-git-send-email-hayashi.kunihiko@socionext.com>
Date: Thu, 19 Mar 2020 16:54:07 +0900
From: Kunihiko Hayashi <hayashi.kunihiko@...ionext.com>
To: Bjorn Helgaas <bhelgaas@...gle.com>,
Lorenzo Pieralisi <lorenzo.pieralisi@....com>,
Andrew Murray <andrew.murray@....com>,
Masahiro Yamada <yamada.masahiro@...ionext.com>,
Rob Herring <robh+dt@...nel.org>,
Mark Rutland <mark.rutland@....com>
Cc: linux-pci@...r.kernel.org, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
Masami Hiramatsu <masami.hiramatsu@...aro.org>,
Jassi Brar <jaswinder.singh@...aro.org>,
Kunihiko Hayashi <hayashi.kunihiko@...ionext.com>
Subject: [PATCH v2 0/2] PCI: Add new UniPhier PCIe endpoint driver
This series adds PCIe endpoint controller driver for Socionext UniPhier
SoCs. This controller is based on the DesignWare PCIe core. This driver
supports Pro5 SoC.
Changes since v1:
- dt-bindings: Add Reviewed-by line
- Fix register value to set EP mode
- Add error message when failed to get phy
- Replace INTX assertion time with macro
Kunihiko Hayashi (2):
dt-bindings: PCI: Add UniPhier PCIe endpoint controller description
PCI: uniphier: Add UniPhier PCIe endpoint controller support
.../devicetree/bindings/pci/uniphier-pcie-ep.txt | 47 +++
MAINTAINERS | 4 +-
drivers/pci/controller/dwc/Kconfig | 13 +-
drivers/pci/controller/dwc/Makefile | 1 +
drivers/pci/controller/dwc/pcie-uniphier-ep.c | 405 +++++++++++++++++++++
5 files changed, 466 insertions(+), 4 deletions(-)
create mode 100644 Documentation/devicetree/bindings/pci/uniphier-pcie-ep.txt
create mode 100644 drivers/pci/controller/dwc/pcie-uniphier-ep.c
--
2.7.4
Powered by blists - more mailing lists