linux-kernel - Re: [PATCH 2/2] arm64: dts: qcom: sc7180: Fix cpu compatible

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <f78414f8-01c7-1274-14ae-a0222a8f636a@codeaurora.org>
Date:   Thu, 19 Mar 2020 14:03:36 +0530
From:   Rajendra Nayak <rnayak@...eaurora.org>
To:     Amit Kucheria <amit.kucheria@...aro.org>,
        linux-kernel@...r.kernel.org, linux-arm-msm@...r.kernel.org,
        bjorn.andersson@...aro.org, sibis@...eaurora.org,
        swboyd@...omium.org, dianders@...omium.org,
        Andy Gross <agross@...nel.org>
Cc:     devicetree@...r.kernel.org
Subject: Re: [PATCH 2/2] arm64: dts: qcom: sc7180: Fix cpu compatible



On 3/18/2020 2:38 PM, Amit Kucheria wrote:
> "arm,armv8" compatible should only be used for software models. Replace
> it with the real cpu type.
> 
> Signed-off-by: Amit Kucheria <amit.kucheria@...aro.org>
> ---

Reviewed-by: Rajendra Nayak <rnayak@...eaurora.org>

>   arch/arm64/boot/dts/qcom/sc7180.dtsi | 16 ++++++++--------
>   1 file changed, 8 insertions(+), 8 deletions(-)
> 
> diff --git a/arch/arm64/boot/dts/qcom/sc7180.dtsi b/arch/arm64/boot/dts/qcom/sc7180.dtsi
> index 8011c5fe2a31..a01dfefd90be 100644
> --- a/arch/arm64/boot/dts/qcom/sc7180.dtsi
> +++ b/arch/arm64/boot/dts/qcom/sc7180.dtsi
> @@ -83,7 +83,7 @@
>   
>   		CPU0: cpu@0 {
>   			device_type = "cpu";
> -			compatible = "arm,armv8";
> +			compatible = "qcom,kryo468";
>   			reg = <0x0 0x0>;
>   			enable-method = "psci";
>   			next-level-cache = <&L2_0>;
> @@ -100,7 +100,7 @@
>   
>   		CPU1: cpu@100 {
>   			device_type = "cpu";
> -			compatible = "arm,armv8";
> +			compatible = "qcom,kryo468";
>   			reg = <0x0 0x100>;
>   			enable-method = "psci";
>   			next-level-cache = <&L2_100>;
> @@ -114,7 +114,7 @@
>   
>   		CPU2: cpu@200 {
>   			device_type = "cpu";
> -			compatible = "arm,armv8";
> +			compatible = "qcom,kryo468";
>   			reg = <0x0 0x200>;
>   			enable-method = "psci";
>   			next-level-cache = <&L2_200>;
> @@ -128,7 +128,7 @@
>   
>   		CPU3: cpu@300 {
>   			device_type = "cpu";
> -			compatible = "arm,armv8";
> +			compatible = "qcom,kryo468";
>   			reg = <0x0 0x300>;
>   			enable-method = "psci";
>   			next-level-cache = <&L2_300>;
> @@ -142,7 +142,7 @@
>   
>   		CPU4: cpu@400 {
>   			device_type = "cpu";
> -			compatible = "arm,armv8";
> +			compatible = "qcom,kryo468";
>   			reg = <0x0 0x400>;
>   			enable-method = "psci";
>   			next-level-cache = <&L2_400>;
> @@ -156,7 +156,7 @@
>   
>   		CPU5: cpu@500 {
>   			device_type = "cpu";
> -			compatible = "arm,armv8";
> +			compatible = "qcom,kryo468";
>   			reg = <0x0 0x500>;
>   			enable-method = "psci";
>   			next-level-cache = <&L2_500>;
> @@ -170,7 +170,7 @@
>   
>   		CPU6: cpu@600 {
>   			device_type = "cpu";
> -			compatible = "arm,armv8";
> +			compatible = "qcom,kryo468";
>   			reg = <0x0 0x600>;
>   			enable-method = "psci";
>   			next-level-cache = <&L2_600>;
> @@ -184,7 +184,7 @@
>   
>   		CPU7: cpu@700 {
>   			device_type = "cpu";
> -			compatible = "arm,armv8";
> +			compatible = "qcom,kryo468";
>   			reg = <0x0 0x700>;
>   			enable-method = "psci";
>   			next-level-cache = <&L2_700>;
> 

-- 
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member
of Code Aurora Forum, hosted by The Linux Foundation