| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20200320125841.11059-1-arnaud.pouliquen@st.com>
Date: Fri, 20 Mar 2020 13:58:41 +0100
From: Arnaud Pouliquen <arnaud.pouliquen@...com>
To: Rob Herring <robh@...nel.org>, Mark Rutland <mark.rutland@....com>,
Alexandre Torgue <alexandre.torgue@...com>
CC: <devicetree@...r.kernel.org>,
<linux-stm32@...md-mailman.stormreply.com>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>,
Fabien Dessenne <fabien.dessenne@...com>,
Arnaud Pouliquen <arnaud.pouliquen@...com>
Subject: [PATCH] ARM: dts: stm32: add cortex-M4 pdds management in Cortex-M4 node
Add declarations related to the syscon pdds for deep sleep management.
Signed-off-by: Arnaud Pouliquen <arnaud.pouliquen@...com>
---
arch/arm/boot/dts/stm32mp151.dtsi | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/arch/arm/boot/dts/stm32mp151.dtsi b/arch/arm/boot/dts/stm32mp151.dtsi
index 7b93eb4b8f49..46ea1024340e 100644
--- a/arch/arm/boot/dts/stm32mp151.dtsi
+++ b/arch/arm/boot/dts/stm32mp151.dtsi
@@ -1115,6 +1115,11 @@
};
};
+ pwr_mcu: pwr_mcu@...01014 {
+ compatible = "syscon";
+ reg = <0x50001014 0x4>;
+ };
+
exti: interrupt-controller@...0d000 {
compatible = "st,stm32mp1-exti", "syscon";
interrupt-controller;
@@ -1693,6 +1698,7 @@
st,syscfg-tz = <&rcc 0x000 0x1>;
st,syscfg-rsc-tbl = <&tamp 0x144 0xFFFFFFFF>;
st,syscfg-copro-state = <&tamp 0x148 0xFFFFFFFF>;
+ st,syscfg-pdds = <&pwr_mcu 0x0 0x1>;
status = "disabled";
};
};
--
2.17.1
Powered by blists - more mailing lists