linux-kernel - RE: [PATCH] serial: sh-sci: Make sure status register SCxSR is read in correct sequence

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <TYXPR01MB15688F7D17F54C908C562AE38AC80@TYXPR01MB1568.jpnprd01.prod.outlook.com>
Date:   Tue, 31 Mar 2020 19:07:18 +0000
From:   Chris Brandt <Chris.Brandt@...esas.com>
To:     Geert Uytterhoeven <geert@...ux-m68k.org>,
        Kazuhiro Fujita <kazuhiro.fujita.jg@...esas.com>
CC:     Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
        Jiri Slaby <jslaby@...e.com>,
        "open list:SERIAL DRIVERS" <linux-serial@...r.kernel.org>,
        Linux-Renesas <linux-renesas-soc@...r.kernel.org>,
        Prabhakar <prabhakar.csengg@...il.com>,
        Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
        Hao Bui <hao.bui.yg@...esas.com>,
        KAZUMI HARADA <kazumi.harada.rh@...esas.com>,
        Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj@...renesas.com>,
        Sasha Levin <sashal@...nel.org>
Subject: RE: [PATCH] serial: sh-sci: Make sure status register SCxSR is read
 in correct sequence

Hi Geert,

On Tue, Mar 31, 2020 1, Geert Uytterhoeven wrote:
> However, the documentation for "SCIFA" on RZ/A2 (for which we use
> PORT_SCIF, not PORT_SCIFA, in the driver) has conflicting information:
>   1. Section 17.2.7 "Serial Status Register (FSR)" says:
>        - A receive framing/parity error occurred in the "next receive
>          data read" from the FIFO,
>        - Indicates whether there is a framing/parity error in the data
>          "read" from the FIFO.
>   2. Figure 17.8 "Sample Flowchart for Receiving Serial Data in
>      Asynchronous Mode (2)".
>        - Whether a framing error or parity error has occurred in the
>          received data that is "read" from the FIFO.
> 
> So while the change looks OK for most Renesas ARM SoCs, the situation
> for RZ/A2 is unclear.
> Note that the above does not take into account variants used on SuperH
> SoCs.

For the RZ/A2M, it is NOT a "SCIFA"...even though it says that in the 
hardware manual.

And honestly, I could not trace back where that IP came from. It was 
from somewhere in the MCU design section (not the SoC design section). 
Someone modified the IP so they put an "A" at the end to show it was 
different. Regardless, it has a different history than all the other IP 
supported by the SCI driver.

Chris