[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <b542e78a-9fa2-c7f8-460c-6cffa47d4ef6@linaro.org>
Date: Tue, 31 Mar 2020 10:30:44 +0100
From: Bryan O'Donoghue <bryan.odonoghue@...aro.org>
To: Bjorn Andersson <bjorn.andersson@...aro.org>
Cc: linux-arm-msm@...r.kernel.org, linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org,
Georgi Djakov <georgi.djakov@...aro.org>,
Andy Gross <agross@...nel.org>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>
Subject: Re: [PATCH] clk: qcom: msm8916: Fix the address location of
pll->config_reg
On 30/03/2020 21:41, Bjorn Andersson wrote:
> So while your change is correct, afaict it's a nop unless you fill out
> the other fields as well.
Yes it shouldn't be a problem.
We cloned the 8196 driver and then started adding bits. In our case we
need to start PLL3 and PLL4 from Linux, similar to line 3452 here
https://source.codeaurora.org/quic/la/kernel/msm-3.10/tree/drivers/clk/qcom/clock-gcc-8936.c?h=APSS.FSM.3.0
which does end up calling into the PLL recalc logic.
---
bod
Powered by blists - more mailing lists