[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20200415145110.20624-1-sibis@codeaurora.org>
Date: Wed, 15 Apr 2020 20:21:08 +0530
From: Sibi Sankar <sibis@...eaurora.org>
To: bjorn.andersson@...aro.org, robh+dt@...nel.org
Cc: agross@...nel.org, linux-arm-msm@...r.kernel.org,
linux-remoteproc@...r.kernel.org, linux-kernel@...r.kernel.org,
evgreen@...omium.org, ohad@...ery.com,
Sibi Sankar <sibis@...eaurora.org>
Subject: [PATCH 0/2] Drop all accesses to MPSS PERPH register space
7C retail devices using MSA based boot will result in a fuse combination
which will prevent accesses to MSS PERPH register space where the mpss
clocks and halt-nav reside. Hence requesting a halt-nav as part of the
SSR sequence will result in a NoC error. Issuing HALT NAV request and
turning on the mss clocks as part of SSR will no longer be required
since the modem firmware will have the necessary fixes to ensure that
there are no pending NAV DMA transactions thereby ensuring a smooth
SSR.
Sibi Sankar (2):
dt-bindings: remoteproc: qcom: Replace halt-nav with spare-regs
remoteproc: qcom_q6v5_mss: Drop accesses to MPSS PERPH register space
.../bindings/remoteproc/qcom,q6v5.txt | 14 +--
drivers/remoteproc/qcom_q6v5_mss.c | 102 ++++--------------
2 files changed, 23 insertions(+), 93 deletions(-)
--
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
a Linux Foundation Collaborative Project
Powered by blists - more mailing lists