lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 16 Apr 2020 15:02:40 +0200 From: Johan Jonker <jbx6244@...il.com> To: Paul Kocialkowski <paul.kocialkowski@...tlin.com>, linux-media@...r.kernel.org, devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, linux-rockchip@...ts.infradead.org, linux-kernel@...r.kernel.org Cc: Jacob Chen <jacob-chen@...wrt.com>, Ezequiel Garcia <ezequiel@...labora.com>, Mauro Carvalho Chehab <mchehab@...nel.org>, Rob Herring <robh+dt@...nel.org>, Mark Rutland <mark.rutland@....com>, Heiko Stuebner <heiko@...ech.de>, Hans Verkuil <hansverk@...co.com>, Thomas Petazzoni <thomas.petazzoni@...tlin.com> Subject: Re: [PATCH 2/4] arm64: dts: rockchip: Add RGA support to the PX30 Hi Paul, The conversion of rockchip-rga.txt to rockchip-rga.yaml by myself just has been approved by robh. Maybe place dts patches at the end of a patch serie. Could you include a &rga patch if your device is supported in mainline, so we can test with: make ARCH=arm64 dtbs_check DT_SCHEMA_FILES=Documentation/devicetree/bindings/media/rockchip-rga.yaml Johan On 4/16/20 1:50 PM, Paul Kocialkowski wrote: > The PX30 features a RGA block: add the necessary node to support it. > > Signed-off-by: Paul Kocialkowski <paul.kocialkowski@...tlin.com> > --- > arch/arm64/boot/dts/rockchip/px30.dtsi | 11 +++++++++++ > 1 file changed, 11 insertions(+) > > diff --git a/arch/arm64/boot/dts/rockchip/px30.dtsi b/arch/arm64/boot/dts/rockchip/px30.dtsi > index 75908c587511..4bfbee9d4123 100644 > --- a/arch/arm64/boot/dts/rockchip/px30.dtsi > +++ b/arch/arm64/boot/dts/rockchip/px30.dtsi > @@ -1104,6 +1104,17 @@ vopl_mmu: iommu@...70f00 { > status = "disabled"; > }; > > + rga: rga@...80000 { > + compatible = "rockchip,px30-rga"; > + reg = <0x0 0xff480000 0x0 0x10000>; > + interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH 0>; > + clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA_CORE>; > + clock-names = "aclk", "hclk", "sclk"; > + resets = <&cru SRST_RGA>, <&cru SRST_RGA_A>, <&cru SRST_RGA_H>; > + reset-names = "core", "axi", "ahb"; > + power-domains = <&power PX30_PD_VO>; status = "disabled"; > + }; > + > qos_gmac: qos@...18000 { > compatible = "syscon"; > reg = <0x0 0xff518000 0x0 0x20>; >
Powered by blists - more mailing lists