[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <158754741540.132238.1839211437225696725@swboyd.mtv.corp.google.com>
Date: Wed, 22 Apr 2020 02:23:35 -0700
From: Stephen Boyd <sboyd@...nel.org>
To: Bjorn Andersson <bjorn.andersson@...aro.org>,
Wesley Cheng <wcheng@...eaurora.org>
Cc: agross@...nel.org, mturquette@...libre.com, robh+dt@...nel.org,
mark.rutland@....com, linux-arm-msm@...r.kernel.org,
linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org, vinod.koul@...aro.org
Subject: Re: [PATCH v4 1/2] clk: qcom: gcc: Add USB3 PIPE clock and GDSC for SM8150
Quoting Bjorn Andersson (2020-04-10 18:01:43)
> On Fri 10 Apr 17:52 PDT 2020, Wesley Cheng wrote:
>
> > This adds the USB3 PIPE clock and GDSC structures, so
> > that the USB driver can vote for these resources to be
> > enabled/disabled when required. Both are needed for SS
> > and HS USB paths to operate properly. The GDSC will
> > allow the USB system to be brought out of reset, while
> > the PIPE clock is needed for data transactions between
> > the PHY and controller.
> >
> > Signed-off-by: Wesley Cheng <wcheng@...eaurora.org>
> > Reviewed-by: Stephen Boyd <sboyd@...nel.org>
>
> Reviewed-by: Bjorn Andersson <bjorn.andersson@...aro.org>
>
>
> Stephen, let me know when you take this patch and I'll take the dts one.
>
Looks like I already applied it and it's merged in Linus' tree.
Powered by blists - more mailing lists