[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <e5afcd41-c8a3-0dc2-8c5d-5328b07b1058@linux.intel.com>
Date: Tue, 28 Apr 2020 16:41:04 +0800
From: "Ramuthevar, Vadivel MuruganX"
<vadivel.muruganx.ramuthevar@...ux.intel.com>
To: Miquel Raynal <miquel.raynal@...tlin.com>
Cc: Boris Brezillon <boris.brezillon@...labora.com>,
linux-kernel@...r.kernel.org, linux-mtd@...ts.infradead.org,
devicetree@...r.kernel.org, cheol.yong.kim@...el.com,
hauke.mehrtens@...el.com, qi-ming.wu@...el.com, vigneshr@...com,
arnd@...db.de, richard@....at, brendanhiggins@...gle.com,
linux-mips@...r.kernel.org, robh+dt@...nel.org, tglx@...utronix.de,
masonccyang@...c.com.tw, andriy.shevchenko@...el.com
Subject: Re: [PATCH v3 2/2] mtd: rawnand: Add NAND controller support on Intel
LGM SoC
Hi Miquel,
On 28/4/2020 3:54 pm, Miquel Raynal wrote:
> Do we have access to the spec or a register map? We could tell you very
> quickly if it is worth the trouble. But I am pretty sure as well that
> the controller supports more than 1 CS.
Got it, will update the changes to support multiple CS as generic-way.
Thank you!
Regards
Vadivel
Powered by blists - more mailing lists