lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Fri, 1 May 2020 17:33:27 +0200 From: Andrew Lunn <andrew@...n.ch> To: Martin Blumenstingl <martin.blumenstingl@...glemail.com> Cc: robh+dt@...nel.org, f.fainelli@...il.com, linux-amlogic@...ts.infradead.org, devicetree@...r.kernel.org, jianxin.pan@...ogic.com, davem@...emloft.net, netdev@...r.kernel.org, linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org Subject: Re: [PATCH RFC v2 05/11] net: stmmac: dwmac-meson8b: Add the PRG_ETH0_ADJ_* bits On Wed, Apr 29, 2020 at 10:16:38PM +0200, Martin Blumenstingl wrote: > The PRG_ETH0_ADJ_* are used for applying the RGMII RX delay. The public > datasheets only have very limited description for these registers, but > Jianxin Pan provided more detailed documentation from an (unnamed) > Amlogic engineer. Add the PRG_ETH0_ADJ_* bits along with the improved > description. > > Suggested-by: Jianxin Pan <jianxin.pan@...ogic.com> > Signed-off-by: Martin Blumenstingl <martin.blumenstingl@...glemail.com> Reviewed-by: Andrew Lunn <andrew@...n.ch> Andrew
Powered by blists - more mailing lists