[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <2a0d5719-b2c7-1287-e0b5-2dd8b1072e49@codeaurora.org>
Date: Thu, 7 May 2020 21:36:19 +0530
From: Neeraj Upadhyay <neeraju@...eaurora.org>
To: julien.thierry.kdev@...il.com, maz@...nel.org
Cc: linux-kernel@...r.kernel.org
Subject: Query regarding pseudo nmi support on GIC V3 and request_nmi()
Hi,
I have one query regarding pseudo NMI support on GIC v3; from what I
could understand, GIC v3 supports pseudo NMI setup for SPIs and PPIs.
However the request_nmi() in irq framework requires NMI to be per cpu
interrupt source (it checks for IRQF_PERCPU). Can you please help
understand this part, how SPIs can be configured as NMIs, if there is
a per cpu interrupt source restriction?
Thanks
Neeraj
--
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a
member of the Code Aurora Forum, hosted by The Linux Foundation
Powered by blists - more mailing lists