[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <35cf7227-0045-9916-7994-a5763367aab3@infradead.org>
Date: Wed, 6 May 2020 17:22:03 -0700
From: Randy Dunlap <rdunlap@...radead.org>
To: "Ramuthevar,Vadivel MuruganX"
<vadivel.muruganx.ramuthevar@...ux.intel.com>,
linux-kernel@...r.kernel.org, linux-mtd@...ts.infradead.org,
devicetree@...r.kernel.org
Cc: miquel.raynal@...tlin.com, richard@....at, vigneshr@...com,
arnd@...db.de, brendanhiggins@...gle.com, tglx@...utronix.de,
boris.brezillon@...labora.com, anders.roxell@...aro.org,
masonccyang@...c.com.tw, robh+dt@...nel.org,
linux-mips@...r.kernel.org, hauke.mehrtens@...el.com,
andriy.shevchenko@...el.com, qi-ming.wu@...el.com,
cheol.yong.kim@...el.com
Subject: Re: [PATCH v5 2/2] mtd: rawnand: Add NAND controller support on Intel
LGM SoC
On 5/6/20 5:15 PM, Ramuthevar,Vadivel MuruganX wrote:
> diff --git a/drivers/mtd/nand/raw/Kconfig b/drivers/mtd/nand/raw/Kconfig
> index a80a46bb5b8b..a026bec28f39 100644
> --- a/drivers/mtd/nand/raw/Kconfig
> +++ b/drivers/mtd/nand/raw/Kconfig
> @@ -457,6 +457,14 @@ config MTD_NAND_CADENCE
> Enable the driver for NAND flash on platforms using a Cadence NAND
> controller.
>
> +config MTD_NAND_INTEL_LGM
> + tristate "Support for NAND controller on Intel LGM SoC"
> + depends on OF || COMPILE_TEST
> + depends on HAS_IOMEM
> + help
> + Enables support for NAND Flash chips on Intel's LGM SoC.
> + NAND flash interfaced through the External Bus Unit.
Please use one tab + 2 spaces for indentation in the line above.
> +
> comment "Misc"
>
> config MTD_SM_COMMON
--
~Randy
Powered by blists - more mailing lists