[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CALCETrWUH6hB6C0-FzaxvGCtJ=W414+B+0zEnME+C4Pc4CYiPg@mail.gmail.com>
Date: Thu, 7 May 2020 11:05:37 -0700
From: Andy Lutomirski <luto@...nel.org>
To: Thomas Gleixner <tglx@...utronix.de>
Cc: LKML <linux-kernel@...r.kernel.org>, X86 ML <x86@...nel.org>,
"Paul E. McKenney" <paulmck@...nel.org>,
Andy Lutomirski <luto@...nel.org>,
Alexandre Chartre <alexandre.chartre@...cle.com>,
Frederic Weisbecker <frederic@...nel.org>,
Paolo Bonzini <pbonzini@...hat.com>,
Sean Christopherson <sean.j.christopherson@...el.com>,
Masami Hiramatsu <mhiramat@...nel.org>,
Petr Mladek <pmladek@...e.com>,
Steven Rostedt <rostedt@...dmis.org>,
Joel Fernandes <joel@...lfernandes.org>,
Boris Ostrovsky <boris.ostrovsky@...cle.com>,
Juergen Gross <jgross@...e.com>,
Brian Gerst <brgerst@...il.com>,
Mathieu Desnoyers <mathieu.desnoyers@...icios.com>,
Josh Poimboeuf <jpoimboe@...hat.com>,
Will Deacon <will@...nel.org>
Subject: Re: [patch V4 part 1 00/36] x86/entry: Entry/exception code rework,
preparatory patches
On Tue, May 5, 2020 at 7:13 AM Thomas Gleixner <tglx@...utronix.de> wrote:
>
> Folks!
>
> This is the hopefully final version of the rework of the entry and
> exception code to ensure that instrumentation cannot touch the fragile
> parts of the hardware induced entry and exception code trainwreck. It
> further ensures correctness vs. RCU and moves quite some code out of the
> assembly code into C.
Other than the minor comments I sent, part 1 all looks good to me.
Powered by blists - more mailing lists