[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <f7184121-c044-6e79-78ab-dcc9103b27c2@xen0n.name>
Date: Fri, 8 May 2020 20:51:55 +0800
From: WANG Xuerui <kernel@...0n.name>
To: Tiezhu Yang <yangtiezhu@...ngson.cn>,
Thomas Bogendoerfer <tsbogend@...ha.franken.de>,
Huacai Chen <chenhc@...ote.com>,
Jiaxun Yang <jiaxun.yang@...goat.com>
Cc: linux-mips@...r.kernel.org, linux-kernel@...r.kernel.org,
Xuefeng Li <lixuefeng@...ngson.cn>
Subject: Re: [PATCH 2/3] MIPS: Loongson: Add hwmon support for generic CPU
On 2020/5/8 19:55, Tiezhu Yang wrote:
> Add PRID_IMP_LOONGSON_64G case to enable hwmon support for Loongson
> generic CPU such as 3A4000 and newer CPU.
>
> Signed-off-by: Tiezhu Yang <yangtiezhu@...ngson.cn>
> ---
> drivers/platform/mips/cpu_hwmon.c | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/drivers/platform/mips/cpu_hwmon.c b/drivers/platform/mips/cpu_hwmon.c
> index add5f52..7b4bde1 100644
> --- a/drivers/platform/mips/cpu_hwmon.c
> +++ b/drivers/platform/mips/cpu_hwmon.c
> @@ -43,6 +43,7 @@ int loongson3_cpu_temp(int cpu)
> break;
> case PRID_REV_LOONGSON3A_R3_0:
> case PRID_REV_LOONGSON3A_R3_1:
> + case PRID_IMP_LOONGSON_64G:
> default:
> reg = (reg & 0xffff)*731/0x4000 - 273;
> break;
Hi,
This is obviously wrong, as the value being matched is a PRID_REV. You
can tell from the neighboring match arms.
Also, the LOONGSON_64G cores are 3A4000 and newer, that have CSR
support. The csr_temp_enable flag is probed in loongson_hwmon_init, then
the switch is simply never entered for these.
Powered by blists - more mailing lists