lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 11 May 2020 18:20:11 +0800 From: "Ramuthevar, Vadivel MuruganX" <vadivel.muruganx.ramuthevar@...ux.intel.com> To: Vignesh Raghavendra <vigneshr@...com>, Tudor Ambarus <tudor.ambarus@...rochip.com>, Mark Brown <broonie@...nel.org> Cc: Boris Brezillon <bbrezillon@...nel.org>, linux-mtd@...ts.infradead.org, linux-kernel@...r.kernel.org, linux-spi@...r.kernel.org, simon.k.r.goldschmidt@...il.com, dinguyen@...nel.org, marex@...x.de Subject: Re: [PATCH 0/6] mtd: spi-nor: Move cadence-qaudspi to spi-mem framework Hi Vignesh, On 9/5/2020 2:54 am, Vignesh Raghavendra wrote: > Vadivel, > > I have maintained the additional changes needed on top of this series > for Intel platform that were part of your v12 series here (needs cleanup): > > https://github.com/r-vignesh/linux.git branch: cqspi-mig > > Please use above branch to test the same. Thank you for the sending the patches on behalf of, will do the cleanup. also I have already prepared YAML file , will send as separate patch. Regards Vadivel
Powered by blists - more mailing lists