[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20200511005319.GK3538@tassilo.jf.intel.com>
Date: Sun, 10 May 2020 17:53:19 -0700
From: Andi Kleen <ak@...ux.intel.com>
To: Sasha Levin <sashal@...nel.org>
Cc: Dave Hansen <dave.hansen@...el.com>, linux-kernel@...r.kernel.org,
tglx@...utronix.de, bp@...en8.de, luto@...nel.org, hpa@...or.com,
tony.luck@...el.com, ravi.v.shankar@...el.com,
chang.seok.bae@...el.com
Subject: Re: [PATCH v11 00/18] Enable FSGSBASE instructions
> My interest in this is that we have a few workloads that value the
> ability to access FS/GS base directly and show nice performance
Can you please share some rough numbers, Sasha?
I would expect everything that does a lot of context switches
to benefit automatically, apart from the new free register (which
requires enabling, but also has great potential)
Also of course NMIs will be faster, so perf will have somewhat
lower overhead when profiling.
-Andi
Powered by blists - more mailing lists