[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <1589453659-27581-1-git-send-email-smasetty@codeaurora.org>
Date: Thu, 14 May 2020 16:24:13 +0530
From: Sharat Masetty <smasetty@...eaurora.org>
To: freedreno@...ts.freedesktop.org, devicetree@...r.kernel.org
Cc: dri-devel@...edesktop.org, linux-arm-msm@...r.kernel.org,
linux-kernel@...r.kernel.org, jcrouse@...eaurora.org,
georgi.djakov@...aro.org, mka@...omium.org,
Sharat Masetty <smasetty@...eaurora.org>
Subject: [PATCH 0/6] Add support for GPU DDR BW scaling
This is a rework of my previous series [1], but this time based on the bindings
from Georgi [2] + a few fixes which look to be fixed in v8 of Georgi's series
[3]. The work is based on the chromeOS tip.
[1]: https://patchwork.freedesktop.org/series/75291/
[2]: https://lore.kernel.org/patchwork/cover/1230626/
[3]: https://lore.kernel.org/patchwork/cover/1240687/
Sharat Masetty (5):
arm64: dts: qcom: sc7180: Add interconnect bindings for GPU
arm64: dts: qcom: sc7180: Add opp-peak-kBps to GPU opp
drm: msm: a6xx: send opp instead of a frequency
drm: msm: a6xx: use dev_pm_opp_set_bw to set DDR bandwidth
dt-bindings: drm/msm/gpu: Document gpu opp table
Sibi Sankar (1):
OPP: Add and export helper to set bandwidth
.../devicetree/bindings/display/msm/gpu.txt | 28 +++++++++
arch/arm64/boot/dts/qcom/sc7180.dtsi | 9 +++
drivers/gpu/drm/msm/adreno/a6xx_gmu.c | 68 +++++++++++-----------
drivers/gpu/drm/msm/adreno/a6xx_gpu.h | 2 +-
drivers/gpu/drm/msm/msm_gpu.c | 3 +-
drivers/gpu/drm/msm/msm_gpu.h | 3 +-
drivers/opp/core.c | 43 ++++++++++++++
include/linux/pm_opp.h | 6 ++
8 files changed, 125 insertions(+), 37 deletions(-)
--
2.7.4
Powered by blists - more mailing lists