lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 14 May 2020 16:47:27 +0530 From: Ravi Bangoria <ravi.bangoria@...ux.ibm.com> To: mpe@...erman.id.au, mikey@...ling.org Cc: apopple@...ux.ibm.com, paulus@...ba.org, npiggin@...il.com, christophe.leroy@....fr, naveen.n.rao@...ux.vnet.ibm.com, peterz@...radead.org, jolsa@...nel.org, oleg@...hat.com, fweisbec@...il.com, mingo@...nel.org, linuxppc-dev@...ts.ozlabs.org, linux-kernel@...r.kernel.org, ravi.bangoria@...ux.ibm.com Subject: [PATCH v6 02/16] powerpc/watchpoint: Add SPRN macros for second DAWR Power10 is introducing second DAWR. Add SPRN_ macros for the same. Signed-off-by: Ravi Bangoria <ravi.bangoria@...ux.ibm.com> Reviewed-by: Michael Neuling <mikey@...ling.org> --- arch/powerpc/include/asm/reg.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/powerpc/include/asm/reg.h b/arch/powerpc/include/asm/reg.h index 60a21b6b2057..054f8a71d686 100644 --- a/arch/powerpc/include/asm/reg.h +++ b/arch/powerpc/include/asm/reg.h @@ -284,6 +284,7 @@ #define CTRL_TE 0x00c00000 /* thread enable */ #define CTRL_RUNLATCH 0x1 #define SPRN_DAWR0 0xB4 +#define SPRN_DAWR1 0xB5 #define SPRN_RPR 0xBA /* Relative Priority Register */ #define SPRN_CIABR 0xBB #define CIABR_PRIV 0x3 @@ -291,6 +292,7 @@ #define CIABR_PRIV_SUPER 2 #define CIABR_PRIV_HYPER 3 #define SPRN_DAWRX0 0xBC +#define SPRN_DAWRX1 0xBD #define DAWRX_USER __MASK(0) #define DAWRX_KERNEL __MASK(1) #define DAWRX_HYP __MASK(2) -- 2.26.2
Powered by blists - more mailing lists