lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 26 May 2020 18:54:35 -0600 From: Rob Herring <robh@...nel.org> To: 周琰杰 (Zhou Yanjie) <zhouyanjie@...yeetech.com> Cc: zhenwenjin@...il.com, linux-clk@...r.kernel.org, dongsheng.qiu@...enic.com, sboyd@...nel.org, sernia.zhou@...mail.com, robh+dt@...nel.org, devicetree@...r.kernel.org, mturquette@...libre.com, paul@...pouillou.net, linux-kernel@...r.kernel.org, aric.pzqi@...enic.com Subject: Re: [PATCH v10 3/6] dt-bindings: clock: Add X1830 bindings. On Tue, 26 May 2020 22:40:41 +0800, 周琰杰 (Zhou Yanjie) wrote: > Add the clock bindings for the X1830 Soc from Ingenic. > > Signed-off-by: 周琰杰 (Zhou Yanjie) <zhouyanjie@...yeetech.com> > Reviewed-by: Rob Herring <robh@...nel.org> > --- > > Notes: > v2->v3: > Adjust order from [3/5] in v2 to [4/5] in v3. > > v3->v4: > Adjust order from [4/5] in v3 to [3/4] in v4. > > v4->v5: > Rebase on top of kernel 5.6-rc1. > > v5->v6: > Add missing part of X1830's CGU. > > v6->v7: > No change. > > v7->v8: > Rebase on top of linux-next. > > v8->v9: > No change. > > v9->v10: > Add missing "X1830_CLK_TCU". > > .../devicetree/bindings/clock/ingenic,cgu.yaml | 2 + > include/dt-bindings/clock/x1830-cgu.h | 55 ++++++++++++++++++++++ > 2 files changed, 57 insertions(+) > create mode 100644 include/dt-bindings/clock/x1830-cgu.h > Reviewed-by: Rob Herring <robh@...nel.org>
Powered by blists - more mailing lists