lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 26 May 2020 18:48:47 -0700 From: Stephen Boyd <sboyd@...nel.org> To: Rahul Tanwar <rahul.tanwar@...ux.intel.com>, linux-clk@...r.kernel.org, mturquette@...libre.com Cc: robh@...nel.org, mark.rutland@....com, linux-kernel@...r.kernel.org, devicetree@...r.kernel.org, andriy.shevchenko@...el.com, qi-ming.wu@...el.com, yixin.zhu@...ux.intel.com, cheol.yong.kim@...el.com, Rahul Tanwar <rahul.tanwar@...ux.intel.com> Subject: Re: [PATCH v8 1/2] dt-bindings: clk: intel: Add bindings document & header file for CGU Quoting Rahul Tanwar (2020-04-16 22:54:46) > Clock generation unit(CGU) is a clock controller IP of Intel's Lightning > Mountain(LGM) SoC. Add DT bindings include file and document for CGU clock > controller driver of LGM. > > Reviewed-by: Rob Herring <robh@...nel.org> > Signed-off-by: Rahul Tanwar <rahul.tanwar@...ux.intel.com> > --- Applied to clk-next
Powered by blists - more mailing lists