lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 28 May 2020 12:36:12 +0200 From: Thomas Gleixner <tglx@...utronix.de> To: Andi Kleen <ak@...ux.intel.com>, Don Porter <porter@...unc.edu> Cc: Jarkko Sakkinen <jarkko.sakkinen@...ux.intel.com>, Sasha Levin <sashal@...nel.org>, linux-kernel@...r.kernel.org, bp@...en8.de, luto@...nel.org, hpa@...or.com, dave.hansen@...el.com, tony.luck@...el.com, ravi.v.shankar@...el.com, chang.seok.bae@...el.com Subject: Re: Re: [PATCH v12 00/18] Enable FSGSBASE instructions Andi, Andi Kleen <ak@...ux.intel.com> writes: >> Setting the fs register in userspace is an essential feature for running >> legacy code in SGX. We have been following LKML discussions on this >> instruction for years, and hoping this feature would be supported by Linux, > > If you need a feature you should comment on it. One of the reasons > it took so long is that the users didn't speak up. nice try to rewrite history. You know very well that the only reason why FSGSBASE support is not upstream is Intel. It has absolutely nothing to do with users not speaking up, unless you mean the Intel SGX people. Thanks, tglx
Powered by blists - more mailing lists