lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  PHC 
Open Source and information security mailing list archives
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Wed, 3 Jun 2020 13:06:05 -0700
From:   Florian Fainelli <>
To:     Jim Quinlan <>,, Christoph Hellwig <>,
        Nicolas Saenz Julienne <>,
Cc:     Lorenzo Pieralisi <>,
        Rob Herring <>,
        Bjorn Helgaas <>,
        Florian Fainelli <>,
        "moderated list:BROADCOM BCM2711/BCM2835 ARM ARCHITECTURE" 
        "moderated list:BROADCOM BCM2711/BCM2835 ARM ARCHITECTURE" 
        open list <>
Subject: Re: [PATCH v3 12/13] PCI: brcmstb: Set bus max burst size by chip

On 6/3/2020 12:20 PM, Jim Quinlan wrote:
> From: Jim Quinlan <>
> The proper value of the parameter SCB_MAX_BURST_SIZE varies per chip.  The
> 2711 family requires 128B whereas other devices can employ 512.  The
> assignment is complicated by the fact that the values for this two-bit
> field have different meanings;
>   Value   Type_Generic    Type_7278

It looks like Type_Generic and Type_7278 should be swapped in this
description. Other than that:

Acked-by: Florian Fainelli <>

>      00       Reserved         128B
>      01           128B         256B
>      10           256B         512B
>      11           512B     Reserved

Powered by blists - more mailing lists