[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20200619195143.GS6578@ziepe.ca>
Date: Fri, 19 Jun 2020 16:51:43 -0300
From: Jason Gunthorpe <jgg@...pe.ca>
To: Felix Kuehling <felix.kuehling@....com>
Cc: Alex Deucher <alexdeucher@...il.com>,
Jerome Glisse <jglisse@...hat.com>,
linux-rdma <linux-rdma@...r.kernel.org>,
Thomas Hellström (Intel)
<thomas_os@...pmail.org>,
Maarten Lankhorst <maarten.lankhorst@...ux.intel.com>,
LKML <linux-kernel@...r.kernel.org>,
DRI Development <dri-devel@...ts.freedesktop.org>,
"moderated list:DMA BUFFER SHARING FRAMEWORK"
<linaro-mm-sig@...ts.linaro.org>,
Thomas Hellstrom <thomas.hellstrom@...el.com>,
amd-gfx list <amd-gfx@...ts.freedesktop.org>,
Daniel Vetter <daniel@...ll.ch>,
Daniel Vetter <daniel.vetter@...el.com>,
"open list:DMA BUFFER SHARING FRAMEWORK"
<linux-media@...r.kernel.org>,
Intel Graphics Development <intel-gfx@...ts.freedesktop.org>,
Christian König <christian.koenig@....com>,
Mika Kuoppala <mika.kuoppala@...el.com>
Subject: Re: [Linaro-mm-sig] [PATCH 04/18] dma-fence: prime lockdep
annotations
On Fri, Jun 19, 2020 at 03:30:32PM -0400, Felix Kuehling wrote:
> We have a potential problem with CPU updating page tables while the GPU
> is retrying on page table entries because 64 bit CPU transactions don't
> arrive in device memory atomically.
Except for 32 bit platforms atomicity is guarenteed if you use uncached
writeq() to aligned addresses..
The linux driver model breaks of the writeX() stuff is not atomic.
Jason
Powered by blists - more mailing lists