[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAOMZO5ANnvsJ2iGrQSHiLUpd8RKCEmNZSdAvVFEQpqu8zvpp5Q@mail.gmail.com>
Date: Tue, 23 Jun 2020 11:19:25 -0300
From: Fabio Estevam <festevam@...il.com>
To: Sven Van Asbroeck <thesven73@...il.com>
Cc: Shawn Guo <shawnguo@...nel.org>,
Sascha Hauer <s.hauer@...gutronix.de>,
Pengutronix Kernel Team <kernel@...gutronix.de>,
NXP Linux Team <linux-imx@....com>,
"moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE"
<linux-arm-kernel@...ts.infradead.org>,
linux-kernel <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH v1] ARM: imx6plus: enable internal routing of clk_enet_ref
where possible
Hi Sven,
On Sat, Jun 13, 2020 at 5:17 PM Sven Van Asbroeck <thesven73@...il.com> wrote:
> + /*
> + * On imx6 plus, enet_ref from ANATOP/CCM can be internally routed to
> + * be the PTP clock source, instead of having to be routed through
> + * pads.
> + * Board designs which route the ANATOP/CCM clock through pads are
> + * unaffected when routing happens internally. So on these designs,
> + * route internally by default.
> + */
> + if (clksel == IMX6Q_GPR1_ENET_CLK_SEL_ANATOP && cpu_is_imx6q() &&
> + imx_get_soc_revision() >= IMX_CHIP_REVISION_2_0) {
You should limit this to imx6 quad plus only, so you would better
check against "fsl,imx6qp".
Powered by blists - more mailing lists