linux-kernel - [PATCH] platform/x86: intel_pmc_core: update TGL's LPM0 reg bit map name

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-Id: <20200625061616.85278-1-sathyanarayana.nujella@intel.com>
Date:   Wed, 24 Jun 2020 23:16:16 -0700
From:   Sathyanarayana Nujella <sathyanarayana.nujella@...el.com>
To:     platform-driver-x86@...r.kernel.org, andriy.shevchenko@...el.com
Cc:     linux-kernel@...r.kernel.org, vishwanath.somayaji@...el.com,
        dvhart@...radead.org, andy@...radead.org,
        gayatri.kammela@...el.com,
        Sathyanarayana Nujella <sathyanarayana.nujella@...el.com>,
        Arava Jairaj <jairaj.arava@...el.com>,
        "David E . Box" <david.e.box@...el.com>
Subject: [PATCH] platform/x86: intel_pmc_core: update TGL's LPM0 reg bit map name

PMC debug tools use lpm0's 23rd bit to reflect Main PLL, not just
Audio PLL. So, update tgl_lpm0 debug reg bit map name.

Signed-off-by: Sathyanarayana Nujella <sathyanarayana.nujella@...el.com>
Signed-off-by: Arava Jairaj <jairaj.arava@...el.com>
Acked-by: David E. Box <david.e.box@...el.com>
---
 drivers/platform/x86/intel_pmc_core.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/platform/x86/intel_pmc_core.c b/drivers/platform/x86/intel_pmc_core.c
index d2a5d4c36715..60bf93638f55 100644
--- a/drivers/platform/x86/intel_pmc_core.c
+++ b/drivers/platform/x86/intel_pmc_core.c
@@ -415,7 +415,7 @@ static const struct pmc_bit_map tgl_lpm0_map[] = {
 	{"PCIe_Gen3PLL_OFF_STS",		BIT(20)},
 	{"OPIOPLL_OFF_STS",			BIT(21)},
 	{"OCPLL_OFF_STS",			BIT(22)},
-	{"AudioPLL_OFF_STS",			BIT(23)},
+	{"MainPLL_OFF_STS",			BIT(23)},
 	{"MIPIPLL_OFF_STS",			BIT(24)},
 	{"Fast_XTAL_Osc_OFF_STS",		BIT(25)},
 	{"AC_Ring_Osc_OFF_STS",			BIT(26)},
-- 
2.27.0