[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <bb9ae015-4fe8-59d4-48fd-6a99a7ae8bc9@nvidia.com>
Date: Fri, 26 Jun 2020 13:21:49 +0100
From: Jon Hunter <jonathanh@...dia.com>
To: Sandipan Patra <spatra@...dia.com>, <treding@...dia.com>
CC: <bbasu@...dia.com>, <kyarlagadda@...dia.com>, <snikam@...dia.com>,
<linux-tegra@...r.kernel.org>, <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH V2] soc/tegra: Add defines for Tegra186+ chip IDs
On 26/06/2020 12:45, Sandipan Patra wrote:
> Add the chip IDs for NVIDIA Tegra186, Tegra194 and Tegra234
> SoC families.
>
> Signed-off-by: Sandipan Patra <spatra@...dia.com>
> ---
> V2:
> - Precise commit message
>
> include/soc/tegra/fuse.h | 5 ++++-
> 1 file changed, 4 insertions(+), 1 deletion(-)
>
> diff --git a/include/soc/tegra/fuse.h b/include/soc/tegra/fuse.h
> index 252ea20..4a5236b 100644
> --- a/include/soc/tegra/fuse.h
> +++ b/include/soc/tegra/fuse.h
> @@ -1,6 +1,6 @@
> /* SPDX-License-Identifier: GPL-2.0-only */
> /*
> - * Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved.
> + * Copyright (c) 2012-2020, NVIDIA CORPORATION. All rights reserved.
> */
>
> #ifndef __SOC_TEGRA_FUSE_H__
> @@ -12,6 +12,9 @@
> #define TEGRA124 0x40
> #define TEGRA132 0x13
> #define TEGRA210 0x21
> +#define TEGRA186 0x18
> +#define TEGRA194 0x19
> +#define TEGRA234 0x23
>
> #define TEGRA_FUSE_SKU_CALIB_0 0xf0
> #define TEGRA30_FUSE_SATA_CALIB 0x124
Thanks. Looks good to me.
Reviewed-by: Jon Hunter <jonathanh@...dia.com>
Jon
--
nvpublic
Powered by blists - more mailing lists