linux-kernel - Re: [PATCH v10 3/5] iommu/arm-smmu: add NVIDIA implementation for ARM MMU-500 usage

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20200708203648.GB28080@Asurada-Nvidia>
Date:   Wed, 8 Jul 2020 13:36:50 -0700
From:   Nicolin Chen <nicoleotsuka@...il.com>
To:     Krishna Reddy <vdumpa@...dia.com>
Cc:     joro@...tes.org, will@...nel.org, robin.murphy@....com,
        robh+dt@...nel.org, treding@...dia.com, jonathanh@...dia.com,
        devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
        iommu@...ts.linux-foundation.org, linux-kernel@...r.kernel.org,
        linux-tegra@...r.kernel.org, yhsu@...dia.com, snikam@...dia.com,
        praithatha@...dia.com, talho@...dia.com, bbiswas@...dia.com,
        mperttunen@...dia.com, nicolinc@...dia.com, bhuntsman@...dia.com
Subject: Re: [PATCH v10 3/5] iommu/arm-smmu: add NVIDIA implementation for
 ARM MMU-500 usage

On Tue, Jul 07, 2020 at 10:00:15PM -0700, Krishna Reddy wrote:
> NVIDIA's Tegra194 SoC has three ARM MMU-500 instances.
> It uses two of the ARM MMU-500s together to interleave IOVA
> accesses across them and must be programmed identically.
> This implementation supports programming the two ARM MMU-500s
> that must be programmed identically.
> 
> The third ARM MMU-500 instance is supported by standard
> arm-smmu.c driver itself.
> 
> Signed-off-by: Krishna Reddy <vdumpa@...dia.com>

Reviewed-by: Nicolin Chen <nicoleotsuka@...il.com>