[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CAK7LNASAvC2aF9530Dc24dcVfVH_SK3ZpdkjSmSEj9xw+mXr6A@mail.gmail.com>
Date: Fri, 10 Jul 2020 10:49:21 +0900
From: Masahiro Yamada <masahiroy@...nel.org>
To: Kunihiko Hayashi <hayashi.kunihiko@...ionext.com>
Cc: Rob Herring <robh+dt@...nel.org>,
DTML <devicetree@...r.kernel.org>,
linux-arm-kernel <linux-arm-kernel@...ts.infradead.org>,
Linux Kernel Mailing List <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] ARM: dts: uniphier: Add PCIe endpoint and PHY node for Pro5
On Wed, Jul 8, 2020 at 5:52 PM Kunihiko Hayashi
<hayashi.kunihiko@...ionext.com> wrote:
>
> This adds PCIe endpoint controller and PHY nodes for Pro5 SoC,
> and also adds pinctrl node for PCIe.
>
> Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@...ionext.com>
Applied.
> ---
> arch/arm/boot/dts/uniphier-pinctrl.dtsi | 5 +++++
> arch/arm/boot/dts/uniphier-pro5.dtsi | 30 ++++++++++++++++++++++++++++++
> 2 files changed, 35 insertions(+)
>
> diff --git a/arch/arm/boot/dts/uniphier-pinctrl.dtsi b/arch/arm/boot/dts/uniphier-pinctrl.dtsi
> index bfdfb76..c0fd029 100644
> --- a/arch/arm/boot/dts/uniphier-pinctrl.dtsi
> +++ b/arch/arm/boot/dts/uniphier-pinctrl.dtsi
> @@ -126,6 +126,11 @@
> function = "nand";
> };
>
> + pinctrl_pcie: pcie {
> + groups = "pcie";
> + function = "pcie";
> + };
> +
> pinctrl_sd: sd {
> groups = "sd";
> function = "sd";
> diff --git a/arch/arm/boot/dts/uniphier-pro5.dtsi b/arch/arm/boot/dts/uniphier-pro5.dtsi
> index feadb4a..3525125 100644
> --- a/arch/arm/boot/dts/uniphier-pro5.dtsi
> +++ b/arch/arm/boot/dts/uniphier-pro5.dtsi
> @@ -613,6 +613,36 @@
> };
> };
>
> + pcie_ep: pcie-ep@...00000 {
> + compatible = "socionext,uniphier-pro5-pcie-ep",
> + "snps,dw-pcie-ep";
> + status = "disabled";
> + reg-names = "dbi", "dbi2", "link", "addr_space";
> + reg = <0x66000000 0x1000>, <0x66001000 0x1000>,
> + <0x66010000 0x10000>, <0x67000000 0x400000>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_pcie>;
> + clock-names = "gio", "link";
> + clocks = <&sys_clk 12>, <&sys_clk 24>;
> + reset-names = "gio", "link";
> + resets = <&sys_rst 12>, <&sys_rst 24>;
> + num-ib-windows = <16>;
> + num-ob-windows = <16>;
> + num-lanes = <4>;
> + phy-names = "pcie-phy";
> + phys = <&pcie_phy>;
> + };
> +
> + pcie_phy: phy@...38000 {
> + compatible = "socionext,uniphier-pro5-pcie-phy";
> + reg = <0x66038000 0x4000>;
> + #phy-cells = <0>;
> + clock-names = "gio", "link";
> + clocks = <&sys_clk 12>, <&sys_clk 24>;
> + reset-names = "gio", "link";
> + resets = <&sys_rst 12>, <&sys_rst 24>;
> + };
> +
> nand: nand-controller@...00000 {
> compatible = "socionext,uniphier-denali-nand-v5b";
> status = "disabled";
> --
> 2.7.4
>
--
Best Regards
Masahiro Yamada
Powered by blists - more mailing lists