linux-kernel - Re: [PATCH] spi: spi-cadence: add support for chip select high

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Fri, 10 Jul 2020 16:35:31 +0100
From:   Mark Brown <broonie@...nel.org>
To:     Shreyas Joshi <shreyas.joshi@...mp.com>
Cc:     linux-spi@...r.kernel.org, shreyasjoshi15@...il.com,
        linux-kernel@...r.kernel.org
Subject: Re: [PATCH] spi: spi-cadence: add support for chip select high

On Fri, Jul 10, 2020 at 02:51:40PM +1000, Shreyas Joshi wrote:

> spi cadence driver should support spi-cs-high in mode bits
> so that the peripherals that needs the chip select to be high active can
> use it. Add the SPI-CS-HIGH flag in the supported mode bits.

This doesn't apply against current code, please check and resend:

HEAD is now at 3ea4eac3e29f SPI SUBSYSTEM: Replace HTTP links with HTTPS ones
Applying: spi: spi-cadence: add support for chip select high
error: corrupt patch at line 18
error: could not build fake ancestor
Patch failed at 0001 spi: spi-cadence: add support for chip select high

Download attachment "signature.asc" of type "application/pgp-signature" (489 bytes)