lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20200713135020.GD2739@willie-the-truck>
Date:   Mon, 13 Jul 2020 14:50:20 +0100
From:   Will Deacon <will@...nel.org>
To:     Krishna Reddy <vdumpa@...dia.com>
Cc:     joro@...tes.org, robin.murphy@....com, robh+dt@...nel.org,
        treding@...dia.com, jonathanh@...dia.com,
        devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
        iommu@...ts.linux-foundation.org, linux-kernel@...r.kernel.org,
        linux-tegra@...r.kernel.org, yhsu@...dia.com, snikam@...dia.com,
        praithatha@...dia.com, talho@...dia.com, bbiswas@...dia.com,
        mperttunen@...dia.com, nicolinc@...dia.com, bhuntsman@...dia.com,
        nicoleotsuka@...il.com
Subject: Re: [PATCH v10 0/5] NVIDIA ARM SMMU Implementation

On Tue, Jul 07, 2020 at 10:00:12PM -0700, Krishna Reddy wrote:
> Changes in v10:
> Perform SMMU base ioremap before calling implementation init.
> Check for Global faults across both ARM MMU-500s during global interrupt.
> Check for context faults across all contexts of both ARM MMU-500s during context fault interrupt.
> Add new DT binding nvidia,smmu-500 for NVIDIA implementation.

Please repost based on my SMMU queue, as this doesn't currently apply.

https://git.kernel.org/pub/scm/linux/kernel/git/will/linux.git/log/?h=for-joerg/arm-smmu/updates

Will

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ