linux-kernel - [PATCH v3 4/7] dt-bindings: power: Add Keem Bay power domains

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-Id: <20200714161305.836348-5-daniele.alessandrelli@linux.intel.com>
Date:   Tue, 14 Jul 2020 17:13:02 +0100
From:   Daniele Alessandrelli <daniele.alessandrelli@...ux.intel.com>
To:     linux-arm-kernel@...ts.infradead.org, SoC Team <soc@...nel.org>,
        Rob Herring <robh+dt@...nel.org>,
        Arnd Bergmann <arnd@...db.de>, Olof Johansson <olof@...om.net>
Cc:     Daniele Alessandrelli <daniele.alessandrelli@...el.com>,
        devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
        Jassi Brar <jassisinghbrar@...il.com>,
        Catalin Marinas <catalin.marinas@....com>,
        Will Deacon <will@...nel.org>,
        "Paul J. Murphy" <paul.j.murphy@...el.com>,
        Dinh Nguyen <dinguyen@...nel.org>
Subject: [PATCH v3 4/7] dt-bindings: power: Add Keem Bay power domains

From: Daniele Alessandrelli <daniele.alessandrelli@...el.com>

Add power domain dt-bindings for Keem Bay SoC.

Signed-off-by: Daniele Alessandrelli <daniele.alessandrelli@...el.com>
---
 include/dt-bindings/power/keembay-power.h | 19 +++++++++++++++++++
 1 file changed, 19 insertions(+)
 create mode 100644 include/dt-bindings/power/keembay-power.h

diff --git a/include/dt-bindings/power/keembay-power.h b/include/dt-bindings/power/keembay-power.h
new file mode 100644
index 000000000000..1385c42f897d
--- /dev/null
+++ b/include/dt-bindings/power/keembay-power.h
@@ -0,0 +1,19 @@
+/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) */
+/*
+ * Copyright (c) 2020 Intel Corporation.
+ *
+ * Device tree defines for power domains in Keem Bay.
+ */
+
+#ifndef __DT_BINDINGS_KEEMBAY_POWER_H
+#define __DT_BINDINGS_KEEMBAY_POWER_H
+
+#define KEEM_BAY_PSS_POWER_DOMAIN 0
+#define KEEM_BAY_MSS_CPU_POWER_DOMAIN 1
+#define KEEM_BAY_VDEC_POWER_DOMAIN 2
+#define KEEM_BAY_VENC_POWER_DOMAIN 3
+#define KEEM_BAY_PCIE_POWER_DOMAIN 4
+#define KEEM_BAY_USS_POWER_DOMAIN 5
+#define KEEM_BAY_MSS_CAM_POWER_DOMAIN 6
+
+#endif /* __DT_BINDINGS_KEEMBAY_POWER_H */
-- 
2.26.2