[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <742eefe1-954b-eb3f-98b7-469833df729a@gmail.com>
Date: Mon, 20 Jul 2020 18:13:46 +0200
From: Matthias Brugger <matthias.bgg@...il.com>
To: Hanks Chen <hanks.chen@...iatek.com>
Cc: Linus Walleij <linus.walleij@...aro.org>,
Rob Herring <robh+dt@...nel.org>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>,
Sean Wang <sean.wang@...nel.org>,
mtk01761 <wendell.lin@...iatek.com>,
Andy Teng <andy.teng@...iatek.com>, linux-gpio@...r.kernel.org,
devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-mediatek@...ts.infradead.org, linux-kernel@...r.kernel.org,
wsd_upstream@...iatek.com, CC Hwang <cc.hwang@...iatek.com>,
Loda Chou <loda.chou@...iatek.com>
Subject: Re: [PATCH v8 6/7] arm64: dts: add dts nodes for MT6779
On 16/07/2020 06:04, Hanks Chen wrote:
> On Tue, 2020-07-14 at 20:14 +0200, Matthias Brugger wrote:
>>
>> On 14/07/2020 11:20, Hanks Chen wrote:
>>> this adds initial MT6779 dts settings for board support,
>>> including cpu, gic, timer, ccf, pinctrl, uart, sysirq...etc.
>>>
>>> Signed-off-by: Hanks Chen <hanks.chen@...iatek.com>
>>> ---
>>> arch/arm64/boot/dts/mediatek/Makefile | 1 +
>>> arch/arm64/boot/dts/mediatek/mt6779-evb.dts | 31 +++
>>> arch/arm64/boot/dts/mediatek/mt6779.dtsi | 271 ++++++++++++++++++++
>>> 3 files changed, 303 insertions(+)
>>> create mode 100644 arch/arm64/boot/dts/mediatek/mt6779-evb.dts
>>> create mode 100644 arch/arm64/boot/dts/mediatek/mt6779.dtsi
>>>
>> [...]
>>> +
>>> + uart0: serial@...02000 {
>>> + compatible = "mediatek,mt6779-uart",
>>> + "mediatek,mt6577-uart";
>>> + reg = <0 0x11002000 0 0x400>;
>>> + interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_LOW>;
>>> + clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_UART0>;
>>> + clock-names = "baud", "bus";
>>> + status = "disabled";
>>> + };
>>> +
>>> + uart1: serial@...03000 {
>>> + compatible = "mediatek,mt6779-uart",
>>> + "mediatek,mt6577-uart";
>>> + reg = <0 0x11003000 0 0x400>;
>>> + interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_LOW>;
>>> + clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_UART1>;
>>> + clock-names = "baud", "bus";
>>> + status = "disabled";
>>> + };
>>> +
>>> + uart2: serial@...04000 {
>>> + compatible = "mediatek,mt6779-uart",
>>> + "mediatek,mt6577-uart";
>>> + reg = <0 0x11004000 0 0x400>;
>>> + interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_LOW>;
>>> + clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_UART2>;
>>> + clock-names = "baud", "bus";
>>> + status = "disabled";
>>> + };
>>
>> Devicetree describes the HW we have. As far as I know, we have 4 UARTs on
>> MT6779. So we should list them all here.
>>
>
> Actually, We have only 3 UARTs HW on MT6779, but have 4 UART clk in
> header file of clk.
Correct, I got confused by the four clocks.
With that clarified I'm fine with the patch and will take it as soon as the
clock driver patch is accepted.
Regards,
Matthias
> CLK_INFRA_UART3 is a dummy clk interface, it has no effect on the
> operation of the read/write instruction.
>
> If you think it is not good, I can remove it in the header file of clk.
>
> Thanks
>
>> Regards,
>> Matthias
>
Powered by blists - more mailing lists