lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:   Tue, 21 Jul 2020 09:16:01 +0200
From:   Alexandre Torgue <alexandre.torgue@...com>
To:     Patrick Delaunay <patrick.delaunay@...com>,
        <linux-kernel@...r.kernel.org>
CC:     Maxime Coquelin <mcoquelin.stm32@...il.com>,
        Rob Herring <robh+dt@...nel.org>, <devicetree@...r.kernel.org>,
        <linux-arm-kernel@...ts.infradead.org>,
        <linux-stm32@...md-mailman.stormreply.com>
Subject: Re: [PATCH] ARM: dts: stm32: cosmetic update in
 stm32mp15-pinctrl.dtsi

Hi Patrick

On 6/16/20 5:33 PM, Patrick Delaunay wrote:
> Use tabs where possible and remove multiple blanks lines.
> 
> Signed-off-by: Patrick Delaunay <patrick.delaunay@...com>
> ---
> 
>   arch/arm/boot/dts/stm32mp15-pinctrl.dtsi | 9 ++++-----
>   1 file changed, 4 insertions(+), 5 deletions(-)
> 

Applied on stm32-next.

Thanks.
Alex

> diff --git a/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi b/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi
> index 7eb858732d6d..7d351757f2f8 100644
> --- a/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi
> +++ b/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi
> @@ -210,8 +210,8 @@
>   				 <STM32_PINMUX('E', 2, ANALOG)>, /* ETH_RGMII_TXD3 */
>   				 <STM32_PINMUX('B', 11, ANALOG)>, /* ETH_RGMII_TX_CTL */
>   				 <STM32_PINMUX('C', 1, ANALOG)>, /* ETH_MDC */
> -			         <STM32_PINMUX('A', 2, ANALOG)>, /* ETH_MDIO */
> -			         <STM32_PINMUX('C', 4, ANALOG)>, /* ETH_RGMII_RXD0 */
> +				 <STM32_PINMUX('A', 2, ANALOG)>, /* ETH_MDIO */
> +				 <STM32_PINMUX('C', 4, ANALOG)>, /* ETH_RGMII_RXD0 */
>   				 <STM32_PINMUX('C', 5, ANALOG)>, /* ETH_RGMII_RXD1 */
>   				 <STM32_PINMUX('H', 6, ANALOG)>, /* ETH_RGMII_RXD2 */
>   				 <STM32_PINMUX('H', 7, ANALOG)>, /* ETH_RGMII_RXD3 */
> @@ -453,7 +453,7 @@
>   	i2c5_pins_b: i2c5-1 {
>   		pins {
>   			pinmux = <STM32_PINMUX('D', 0, AF4)>, /* I2C5_SCL */
> -			         <STM32_PINMUX('D', 1, AF4)>; /* I2C5_SDA */
> +				 <STM32_PINMUX('D', 1, AF4)>; /* I2C5_SDA */
>   			bias-disable;
>   			drive-open-drain;
>   			slew-rate = <0>;
> @@ -463,7 +463,7 @@
>   	i2c5_sleep_pins_b: i2c5-sleep-1 {
>   		pins {
>   			pinmux = <STM32_PINMUX('D', 0, ANALOG)>, /* I2C5_SCL */
> -			         <STM32_PINMUX('D', 1, ANALOG)>; /* I2C5_SDA */
> +				 <STM32_PINMUX('D', 1, ANALOG)>; /* I2C5_SDA */
>   		};
>   	};
>   
> @@ -1072,7 +1072,6 @@
>   		};
>   	};
>   
> -
>   	sai2a_pins_b: sai2a-1 {
>   		pins1 {
>   			pinmux = <STM32_PINMUX('I', 6, AF10)>,	/* SAI2_SD_A */
> 

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ