linux-kernel - [tip: x86/cpu] x86/cpu: Add Lakefield, Alder Lake and Rocket Lake models to the to Intel CPU family

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Date:   Sat, 25 Jul 2020 12:14:42 -0000
From:   "tip-bot2 for Tony Luck" <tip-bot2@...utronix.de>
To:     linux-tip-commits@...r.kernel.org
Cc:     Tony Luck <tony.luck@...el.com>, Ingo Molnar <mingo@...nel.org>,
        x86 <x86@...nel.org>, LKML <linux-kernel@...r.kernel.org>
Subject: [tip: x86/cpu] x86/cpu: Add Lakefield, Alder Lake and Rocket Lake
 models to the to Intel CPU family

The following commit has been merged into the x86/cpu branch of tip:

Commit-ID:     e00b62f0b06d0ae2b844049f216807617aff0cdb
Gitweb:        https://git.kernel.org/tip/e00b62f0b06d0ae2b844049f216807617aff0cdb
Author:        Tony Luck <tony.luck@...el.com>
AuthorDate:    Mon, 20 Jul 2020 21:37:49 -07:00
Committer:     Ingo Molnar <mingo@...nel.org>
CommitterDate: Sat, 25 Jul 2020 12:16:59 +02:00

x86/cpu: Add Lakefield, Alder Lake and Rocket Lake models to the to Intel CPU family

Add three new Intel CPU models.

Signed-off-by: Tony Luck <tony.luck@...el.com>
Signed-off-by: Ingo Molnar <mingo@...nel.org>
Link: https://lore.kernel.org/r/20200721043749.31567-1-tony.luck@intel.com
---
 arch/x86/include/asm/intel-family.h | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/arch/x86/include/asm/intel-family.h b/arch/x86/include/asm/intel-family.h
index a338a6d..5e658ba 100644
--- a/arch/x86/include/asm/intel-family.h
+++ b/arch/x86/include/asm/intel-family.h
@@ -89,8 +89,15 @@
 #define INTEL_FAM6_COMETLAKE		0xA5
 #define INTEL_FAM6_COMETLAKE_L		0xA6
 
+#define INTEL_FAM6_ROCKETLAKE		0xA7
+
 #define INTEL_FAM6_SAPPHIRERAPIDS_X	0x8F
 
+/* Hybrid Core/Atom Processors */
+
+#define	INTEL_FAM6_LAKEFIELD		0x8A
+#define INTEL_FAM6_ALDERLAKE		0x97
+
 /* "Small Core" Processors (Atom) */
 
 #define INTEL_FAM6_ATOM_BONNELL		0x1C /* Diamondville, Pineview */