[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAFr9PXkwpNAhQvOJFqLUm-uWoaH=nsNiq_y+OgTf8Z60i4RhRw@mail.gmail.com>
Date: Wed, 29 Jul 2020 18:13:54 +0900
From: Daniel Palmer <daniel@...f.com>
To: Rob Herring <robh@...nel.org>
Cc: SoC Team <soc@...nel.org>, DTML <devicetree@...r.kernel.org>,
linux-arm-kernel <linux-arm-kernel@...ts.infradead.org>,
linux-kernel@...r.kernel.org, Arnd Bergmann <arnd@...db.de>
Subject: Re: [PATCH v2 1/9] dt-bindings: arm: mstar: Add binding details for mstar,pmsleep
Hi Rob,
On Wed, 29 Jul 2020 at 04:18, Rob Herring <robh@...nel.org> wrote:
> > +properties:
> > + compatible:
> > + oneOf:
> > + - items:
> > + - enum:
> > + - mstar,pmsleep
>
> Needs to be SoC specific. Random collections of bits are never
> 'standard' from one SoC to the next.
I don't have a manual for any of the chips so I can't say for sure but
so far all of the chips in this group (ARMv7 based MStar/Sigmastar)
has the same layout for the registers i.e. the reset register,
the resume address registers are at the same place for all of them.
Does calling it "mstar,pmsleepv7" make more sense? I'm not sure what
to call it really.
> If your never going to have child nodes, then you can just add the
> compatible to syscon.yaml.
Considering the above would it make sense to drop the specific
compatible string for now and just leave it as syscon until there is a reason
to make it more specific?
Thanks,
Daniel
Powered by blists - more mailing lists