lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 12 Aug 2020 15:05:24 +0200 From: Philippe Mathieu-Daudé <f4bug@...at.org> To: Álvaro Fernández Rojas <noltari@...il.com> Cc: Thomas Bogendoerfer <tsbogend@...ha.franken.de>, Florian Fainelli <f.fainelli@...il.com>, Jonas Gorski <jonas.gorski@...il.com>, bcm-kernel-feedback-list <bcm-kernel-feedback-list@...adcom.com>, "open list:BROADCOM NVRAM DRIVER" <linux-mips@...r.kernel.org>, Linux ARM <linux-arm-kernel@...ts.infradead.org>, open list <linux-kernel@...r.kernel.org> Subject: Re: [PATCH v4 3/5] MIPS: BCM63xx: enable EHCI for DWV-S0 board On Wed, Aug 12, 2020 at 9:53 AM Álvaro Fernández Rojas <noltari@...il.com> wrote: > > BCM6358 SoCs have OHCI and EHCI controllers that share the same USB ports. > Therefore, the board should also have EHCI enabled. > > Signed-off-by: Álvaro Fernández Rojas <noltari@...il.com> > Acked-by: Florian Fainelli <f.fainelli@...il.com> v3 already reviewed, again: Reviewed-by: Philippe Mathieu-Daudé <f4bug@...at.org> > --- > v4: no changes. > v3: Reword commit description to avoid possible confusions. > v2: no changes. > > arch/mips/bcm63xx/boards/board_bcm963xx.c | 1 + > 1 file changed, 1 insertion(+) > > diff --git a/arch/mips/bcm63xx/boards/board_bcm963xx.c b/arch/mips/bcm63xx/boards/board_bcm963xx.c > index 45f1bc437245..ac9570b66f37 100644 > --- a/arch/mips/bcm63xx/boards/board_bcm963xx.c > +++ b/arch/mips/bcm63xx/boards/board_bcm963xx.c > @@ -645,6 +645,7 @@ static struct board_info __initdata board_DWVS0 = { > }, > > .has_ohci0 = 1, > + .has_ehci0 = 1, > }; > #endif /* CONFIG_BCM63XX_CPU_6358 */ > > -- > 2.28.0 >
Powered by blists - more mailing lists